SEMICONDUCTOR PATTERN DESIGN PROGRAM FOR OPTIMIZATION OF PLACEMENT OF COMPONENTS AND BLOCKS
A pattern design program for a semiconductor device and an efficient block arrangement capable of element arrangement in consideration of the size are provided to perform a pattern design by providing the pattern design program for a block arrangement. When an integrated circuit is expressed, the si...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | A pattern design program for a semiconductor device and an efficient block arrangement capable of element arrangement in consideration of the size are provided to perform a pattern design by providing the pattern design program for a block arrangement. When an integrated circuit is expressed, the size of a block is designed in proportion to the amplitude information. The physical information of the element is included. The devices in which the physical amplitude information is included and the blocks consisting of these are arranged through the circuit diagram for previously arranging the block and the element. Arrangement is supported by the design program and the library. |
---|