LAYERED INDUCTOR

[PROBLEMS] To provide a layered inductor capable of exhibiting an excellent DC superposition characteristic and suppressing AC resistance during low flow of DC bias current as well as a high characteristic that an inductance change is comparatively gentle in the entire current region where the coil...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: YAMAUCHI KIYOHISA, KAWAGUCHI MAKOTO, SUZUKI SHIGENORI, OKUDA KENJI, HITAKATSU SHINYA
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:[PROBLEMS] To provide a layered inductor capable of exhibiting an excellent DC superposition characteristic and suppressing AC resistance during low flow of DC bias current as well as a high characteristic that an inductance change is comparatively gentle in the entire current region where the coil current is within a rating range. [MEANS FOR SOLVING PROBLEMS] A layered inductor (10) includes an electrically insulating magnetic layer (22) and a conductive pattern (20) which are layered so that the conductive patterns are successively connected to form a coil wound spirally while superimposing in the layering direction in the magnetic body. Each of the two ends of the coil is pulled out of the layered body chip external surface via a pull-out conductor (24) and connected to an electrode terminal (12). At least one layer (26) of the electrically insulating magnetic gap is arranged over the entire layered surface. An electrically insulating non-magnetic pattern (28) corresponding to the conductive pattern shape is arranged in the proximity of the conductive pattern between the conductive patterns superimposed with a gap.