MEMORY ARRAY ON MORE THAN ONE DIE

MEMORY ARRAY ON MORE THAN ONE DIE

A memory array on more than one die and method of the same is provided to reduce the latency size and/or the power consumption by designing the common line of the short length. The memory circuit comprises a memory array(102) and an access control circuit(104), and the memory array comprises a plura...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: RUPLEY JEFFERY P. II, TAUFIQUE MOHAMMED H, BLACK BRYAN, MCCAULEY DONALD W, LOH GABRIEL H, DEVALE JOHN P, JALLICE DERWIN, BREKELBAUM EDWARD A
Format: Patent
Sprache:eng
Schlagworte:
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A memory array on more than one die and method of the same is provided to reduce the latency size and/or the power consumption by designing the common line of the short length. The memory circuit comprises a memory array(102) and an access control circuit(104), and the memory array comprises a plurality of memory cells. The access control circuit controls the access to the memory cell of the memory array. The first die(111) comprises a plurality of first memory cells(121,122,131,132). The second die(112) comprises a plurality of second memory cells(126,127,136,137). The second die comprises the common line(125), which is used in order to supply the digital signal to the memory cell of the first and the second memory cell.