PARALLEL CONVERTER SYSTEM FOR REDUCING OUTPUT VOLTAGE RIPPLE ANE CONTROL METHOD THEREOF
A parallel converter system for reducing an output voltage ripple and a method for controlling the same are provided to obtain a smaller output voltage ripple of an entire parallel converter system than the output voltage ripple of a single converter module. A parallel converter system includes a ph...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | A parallel converter system for reducing an output voltage ripple and a method for controlling the same are provided to obtain a smaller output voltage ripple of an entire parallel converter system than the output voltage ripple of a single converter module. A parallel converter system includes a phase synchronization PWM(Pulse Width Modulation) control unit(1500) and a plurality of converter modules. The phase synchronization PWM control unit generates a plurality of PWM signals(PWM_#1-PWM_#N) with a predetermined phase difference to output the signals in parallel. The phase synchronization PWM control unit includes a phase synchronization unit(1510) and a PWM signal generation unit(1530). The phase synchronization unit generates a plurality of ramp signals(Ramp_#1-Ramp_#N) with a predetermined phase difference based on the number of the normally operating converter modules among the plurality of converter modules. The PWM signal generation unit generates the PWM signals based on the ramp signals generated from the phase synchronization unit and output currents and output voltages of the converter modules. |
---|