DIGITAL TO ANALOG CONVERTER THAT MINIMISED AREA SIZE AND SOURCE DRIVER INCLUDING THEREOF

A DAC(Digital to Analog Converter) and a source driver having the same are provided to decrease an output error from the DAC by preventing a parasitic capacitance from affecting the DAC. A control logic(30) receives upper bit data and control bit data. A first resistor(11) divides first and second r...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KIM, BEOP HEE, JUNG, JI WOON, JEON, YONG WEON
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A DAC(Digital to Analog Converter) and a source driver having the same are provided to decrease an output error from the DAC by preventing a parasitic capacitance from affecting the DAC. A control logic(30) receives upper bit data and control bit data. A first resistor(11) divides first and second reference voltages and outputs first divided voltages. A first decoder(21) selects one of the first divided voltages corresponding to the upper bit data. A second resistor(12) divides third and fourth reference voltages and outputs plural second divided voltages. A second decoder(22) selects one of the second divided voltages in response to lower bit data. A selector circuit selects one of the second and third reference voltages according to control bit data. A sample and hold circuit outputs an analog voltage in response to output voltages from the first and second decoders and the selector circuit. The control logic controls the first decoder according to the control bit data, so that the output voltage from the first decoder is increased by a predetermined value.