STACK TYPE WAFER LEVEL PACKAGE AND METHOD OF MANUFACTURING THE SAME, AND WAFER LEVEL STACK PACKAGE AND METHOD OF MANUFACTURING THE SAME

A stack-type wafer level package, a manufacturing method thereof, and a wafer level stack package and a manufacturing method thereof are provided to improve the productivity and reliability by protruding a penetrating electrode through a single process. A through-hole is formed in a semiconductor ch...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: MA, KEUM HEE
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A stack-type wafer level package, a manufacturing method thereof, and a wafer level stack package and a manufacturing method thereof are provided to improve the productivity and reliability by protruding a penetrating electrode through a single process. A through-hole is formed in a semiconductor chip(210). A conductive pattern(250) consists of a conductive trace(252) formed on the semiconductor chip and electrically connected to the semiconductor chip, and a conductive pad(254) extending from the conductive trace through the through-hole. A conductive bump(260) is formed on the conductive trace at a position corresponding to an upper portion of the conductive pad. The conductive pad has a lower end which is flush with a bottom surface of the semiconductor chip.