VERTICAL NANOWIRE GROWTH METHOD AT SELECTVE LOCATIONS, SEMICONDUCTOR NANODEVICE COMPRISING VERTICAL NANOWIRE, AND FABRICATION METHOD THEREOF

A method for growing nanowires is provided to solve both the limitation of conventional vertical transistor manufacture techniques and the limitation of nanowire integration by vertically growing silicon or compound semiconductor nanowires at desired positions on a silicon substrate. A method for gr...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	KUK, YOUNG, CHOI, JE HYUK, JUNG, HUN HUY
Format:	Patent
Sprache:	eng
Schlagworte:	MANUFACTURE OR TREATMENT THEREOF NANOSTRUCTURES FORMED BY MANIPULATION OF INDIVIDUAL ATOMS,MOLECULES, OR LIMITED COLLECTIONS OF ATOMS OR MOLECULES ASDISCRETE UNITS NANOTECHNOLOGY PERFORMING OPERATIONS TRANSPORTING
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	KUK, YOUNG CHOI, JE HYUK JUNG, HUN HUY
description	A method for growing nanowires is provided to solve both the limitation of conventional vertical transistor manufacture techniques and the limitation of nanowire integration by vertically growing silicon or compound semiconductor nanowires at desired positions on a silicon substrate. A method for growing nanowires includes the steps of: patterning indents at desired positions(101) on a silicon substrate(105); depositing a metal on the bottoms of the indents; depositing an aluminum layer with predetermined thickness on the silicon substrate; subjecting the aluminum layer to anodizing to form an aluminum oxide layer(104) in which cylindrical holes are formed to expose the metal at the desired positions; and growing vertical nanowires through the cylindrical holes.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_KR20070109462A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>KR20070109462A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_KR20070109462A3</originalsourceid><addsrcrecordid>eNqNjb0KwjAUhbs4iPoOF1wrxCqKY0xum2CbK-m1HUuROIkW6mP40Io_k4vTgcP5vjOM7hV6tkrm4KSj2nqEzFPNBgpkQxokQ4k5Kq4QclKSLbkyfnaFVeT0QTH5F6uxsgpBUbH3trQugx91DNJpSOXW27foe8IGPVI6jgan9tyHySdH0TRFVmYWumsT-q49hku4NTufCLEWc7FZrhK5-G_1AJnJQLA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>VERTICAL NANOWIRE GROWTH METHOD AT SELECTVE LOCATIONS, SEMICONDUCTOR NANODEVICE COMPRISING VERTICAL NANOWIRE, AND FABRICATION METHOD THEREOF</title><source>esp@cenet</source><creator>KUK, YOUNG ; CHOI, JE HYUK ; JUNG, HUN HUY</creator><creatorcontrib>KUK, YOUNG ; CHOI, JE HYUK ; JUNG, HUN HUY</creatorcontrib><description>A method for growing nanowires is provided to solve both the limitation of conventional vertical transistor manufacture techniques and the limitation of nanowire integration by vertically growing silicon or compound semiconductor nanowires at desired positions on a silicon substrate. A method for growing nanowires includes the steps of: patterning indents at desired positions(101) on a silicon substrate(105); depositing a metal on the bottoms of the indents; depositing an aluminum layer with predetermined thickness on the silicon substrate; subjecting the aluminum layer to anodizing to form an aluminum oxide layer(104) in which cylindrical holes are formed to expose the metal at the desired positions; and growing vertical nanowires through the cylindrical holes.</description><language>eng</language><subject>MANUFACTURE OR TREATMENT THEREOF ; NANOSTRUCTURES FORMED BY MANIPULATION OF INDIVIDUAL ATOMS,MOLECULES, OR LIMITED COLLECTIONS OF ATOMS OR MOLECULES ASDISCRETE UNITS ; NANOTECHNOLOGY ; PERFORMING OPERATIONS ; TRANSPORTING</subject><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20071115&DB=EPODOC&CC=KR&NR=20070109462A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20071115&DB=EPODOC&CC=KR&NR=20070109462A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KUK, YOUNG</creatorcontrib><creatorcontrib>CHOI, JE HYUK</creatorcontrib><creatorcontrib>JUNG, HUN HUY</creatorcontrib><title>VERTICAL NANOWIRE GROWTH METHOD AT SELECTVE LOCATIONS, SEMICONDUCTOR NANODEVICE COMPRISING VERTICAL NANOWIRE, AND FABRICATION METHOD THEREOF</title><description>A method for growing nanowires is provided to solve both the limitation of conventional vertical transistor manufacture techniques and the limitation of nanowire integration by vertically growing silicon or compound semiconductor nanowires at desired positions on a silicon substrate. A method for growing nanowires includes the steps of: patterning indents at desired positions(101) on a silicon substrate(105); depositing a metal on the bottoms of the indents; depositing an aluminum layer with predetermined thickness on the silicon substrate; subjecting the aluminum layer to anodizing to form an aluminum oxide layer(104) in which cylindrical holes are formed to expose the metal at the desired positions; and growing vertical nanowires through the cylindrical holes.</description><subject>MANUFACTURE OR TREATMENT THEREOF</subject><subject>NANOSTRUCTURES FORMED BY MANIPULATION OF INDIVIDUAL ATOMS,MOLECULES, OR LIMITED COLLECTIONS OF ATOMS OR MOLECULES ASDISCRETE UNITS</subject><subject>NANOTECHNOLOGY</subject><subject>PERFORMING OPERATIONS</subject><subject>TRANSPORTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjb0KwjAUhbs4iPoOF1wrxCqKY0xum2CbK-m1HUuROIkW6mP40Io_k4vTgcP5vjOM7hV6tkrm4KSj2nqEzFPNBgpkQxokQ4k5Kq4QclKSLbkyfnaFVeT0QTH5F6uxsgpBUbH3trQugx91DNJpSOXW27foe8IGPVI6jgan9tyHySdH0TRFVmYWumsT-q49hku4NTufCLEWc7FZrhK5-G_1AJnJQLA</recordid><startdate>20071115</startdate><enddate>20071115</enddate><creator>KUK, YOUNG</creator><creator>CHOI, JE HYUK</creator><creator>JUNG, HUN HUY</creator><scope>EVB</scope></search><sort><creationdate>20071115</creationdate><title>VERTICAL NANOWIRE GROWTH METHOD AT SELECTVE LOCATIONS, SEMICONDUCTOR NANODEVICE COMPRISING VERTICAL NANOWIRE, AND FABRICATION METHOD THEREOF</title><author>KUK, YOUNG ; CHOI, JE HYUK ; JUNG, HUN HUY</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_KR20070109462A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><topic>MANUFACTURE OR TREATMENT THEREOF</topic><topic>NANOSTRUCTURES FORMED BY MANIPULATION OF INDIVIDUAL ATOMS,MOLECULES, OR LIMITED COLLECTIONS OF ATOMS OR MOLECULES ASDISCRETE UNITS</topic><topic>NANOTECHNOLOGY</topic><topic>PERFORMING OPERATIONS</topic><topic>TRANSPORTING</topic><toplevel>online_resources</toplevel><creatorcontrib>KUK, YOUNG</creatorcontrib><creatorcontrib>CHOI, JE HYUK</creatorcontrib><creatorcontrib>JUNG, HUN HUY</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KUK, YOUNG</au><au>CHOI, JE HYUK</au><au>JUNG, HUN HUY</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>VERTICAL NANOWIRE GROWTH METHOD AT SELECTVE LOCATIONS, SEMICONDUCTOR NANODEVICE COMPRISING VERTICAL NANOWIRE, AND FABRICATION METHOD THEREOF</title><date>2007-11-15</date><risdate>2007</risdate><abstract>A method for growing nanowires is provided to solve both the limitation of conventional vertical transistor manufacture techniques and the limitation of nanowire integration by vertically growing silicon or compound semiconductor nanowires at desired positions on a silicon substrate. A method for growing nanowires includes the steps of: patterning indents at desired positions(101) on a silicon substrate(105); depositing a metal on the bottoms of the indents; depositing an aluminum layer with predetermined thickness on the silicon substrate; subjecting the aluminum layer to anodizing to form an aluminum oxide layer(104) in which cylindrical holes are formed to expose the metal at the desired positions; and growing vertical nanowires through the cylindrical holes.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_KR20070109462A
source	esp@cenet
subjects	MANUFACTURE OR TREATMENT THEREOF NANOSTRUCTURES FORMED BY MANIPULATION OF INDIVIDUAL ATOMS,MOLECULES, OR LIMITED COLLECTIONS OF ATOMS OR MOLECULES ASDISCRETE UNITS NANOTECHNOLOGY PERFORMING OPERATIONS TRANSPORTING
title	VERTICAL NANOWIRE GROWTH METHOD AT SELECTVE LOCATIONS, SEMICONDUCTOR NANODEVICE COMPRISING VERTICAL NANOWIRE, AND FABRICATION METHOD THEREOF
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T03%3A33%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KUK,%20YOUNG&rft.date=2007-11-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EKR20070109462A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true