FABRICATION OF A FERROMAGNETIC INDUCTOR CORE AND CAPACITOR ELECTRODE IN A SINGLE PHOTO MASK STEP

FABRICATION OF A FERROMAGNETIC INDUCTOR CORE AND CAPACITOR ELECTRODE IN A SINGLE PHOTO MASK STEP

An integrated circuit capacitor having a bottom plate (50a), a dielectric layer (250'), and a ferromagnetic top plate (20a). Also, a method of manufacturing an integrated circuit on a semiconductor wafer. The method comprising forming a bottom plate of a capacitor (50a) and a bottom portion of...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: BRENNAN KENNETH D, RAO SATYAVOLU S. PAPA
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator BRENNAN KENNETH D
RAO SATYAVOLU S. PAPA
description An integrated circuit capacitor having a bottom plate (50a), a dielectric layer (250'), and a ferromagnetic top plate (20a). Also, a method of manufacturing an integrated circuit on a semiconductor wafer. The method comprising forming a bottom plate of a capacitor (50a) and a bottom portion of an induction coil (50a), forming an etch stop layer (250'), forming a ferromagnetic capacitor top plate (20a) and a ferromagnetic core (20b), forming a top portion of the induction coil (50b) plus vias (50c) that couple the top portion of the induction coil (50b) to the bottom portion of the induction coil (50c).
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_KR20070091326A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>KR20070091326A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_KR20070091326A3</originalsourceid><addsrcrecordid>eNqNi8EKgkAQQL10iOofBjoHm0LRcRpndVF3ZJ3OJrGdogT7fzLoAzo9eLy3TK4Wz8ERqhMPYgHBcgjSYOFZHYHz-YVUApAEBvQ5ELZI7qu4ZtIgOc_VPHbOFzVDW4oKNNhV0Cm362RxHx5T3Py4SraWlcpdHF99nMbhFp_x3VchNeZozGmfpQfM_qs-Abozug</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>FABRICATION OF A FERROMAGNETIC INDUCTOR CORE AND CAPACITOR ELECTRODE IN A SINGLE PHOTO MASK STEP</title><source>esp@cenet</source><creator>BRENNAN KENNETH D ; RAO SATYAVOLU S. PAPA</creator><creatorcontrib>BRENNAN KENNETH D ; RAO SATYAVOLU S. PAPA</creatorcontrib><description>An integrated circuit capacitor having a bottom plate (50a), a dielectric layer (250'), and a ferromagnetic top plate (20a). Also, a method of manufacturing an integrated circuit on a semiconductor wafer. The method comprising forming a bottom plate of a capacitor (50a) and a bottom portion of an induction coil (50a), forming an etch stop layer (250'), forming a ferromagnetic capacitor top plate (20a) and a ferromagnetic core (20b), forming a top portion of the induction coil (50b) plus vias (50c) that couple the top portion of the induction coil (50b) to the bottom portion of the induction coil (50c).</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20070910&amp;DB=EPODOC&amp;CC=KR&amp;NR=20070091326A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20070910&amp;DB=EPODOC&amp;CC=KR&amp;NR=20070091326A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BRENNAN KENNETH D</creatorcontrib><creatorcontrib>RAO SATYAVOLU S. PAPA</creatorcontrib><title>FABRICATION OF A FERROMAGNETIC INDUCTOR CORE AND CAPACITOR ELECTRODE IN A SINGLE PHOTO MASK STEP</title><description>An integrated circuit capacitor having a bottom plate (50a), a dielectric layer (250'), and a ferromagnetic top plate (20a). Also, a method of manufacturing an integrated circuit on a semiconductor wafer. The method comprising forming a bottom plate of a capacitor (50a) and a bottom portion of an induction coil (50a), forming an etch stop layer (250'), forming a ferromagnetic capacitor top plate (20a) and a ferromagnetic core (20b), forming a top portion of the induction coil (50b) plus vias (50c) that couple the top portion of the induction coil (50b) to the bottom portion of the induction coil (50c).</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNi8EKgkAQQL10iOofBjoHm0LRcRpndVF3ZJ3OJrGdogT7fzLoAzo9eLy3TK4Wz8ERqhMPYgHBcgjSYOFZHYHz-YVUApAEBvQ5ELZI7qu4ZtIgOc_VPHbOFzVDW4oKNNhV0Cm362RxHx5T3Py4SraWlcpdHF99nMbhFp_x3VchNeZozGmfpQfM_qs-Abozug</recordid><startdate>20070910</startdate><enddate>20070910</enddate><creator>BRENNAN KENNETH D</creator><creator>RAO SATYAVOLU S. PAPA</creator><scope>EVB</scope></search><sort><creationdate>20070910</creationdate><title>FABRICATION OF A FERROMAGNETIC INDUCTOR CORE AND CAPACITOR ELECTRODE IN A SINGLE PHOTO MASK STEP</title><author>BRENNAN KENNETH D ; RAO SATYAVOLU S. PAPA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_KR20070091326A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>BRENNAN KENNETH D</creatorcontrib><creatorcontrib>RAO SATYAVOLU S. PAPA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BRENNAN KENNETH D</au><au>RAO SATYAVOLU S. PAPA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>FABRICATION OF A FERROMAGNETIC INDUCTOR CORE AND CAPACITOR ELECTRODE IN A SINGLE PHOTO MASK STEP</title><date>2007-09-10</date><risdate>2007</risdate><abstract>An integrated circuit capacitor having a bottom plate (50a), a dielectric layer (250'), and a ferromagnetic top plate (20a). Also, a method of manufacturing an integrated circuit on a semiconductor wafer. The method comprising forming a bottom plate of a capacitor (50a) and a bottom portion of an induction coil (50a), forming an etch stop layer (250'), forming a ferromagnetic capacitor top plate (20a) and a ferromagnetic core (20b), forming a top portion of the induction coil (50b) plus vias (50c) that couple the top portion of the induction coil (50b) to the bottom portion of the induction coil (50c).</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_KR20070091326A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title FABRICATION OF A FERROMAGNETIC INDUCTOR CORE AND CAPACITOR ELECTRODE IN A SINGLE PHOTO MASK STEP
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T04%3A17%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BRENNAN%20KENNETH%20D&rft.date=2007-09-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EKR20070091326A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true