METHOD FOR EXECUTING INSTRUCTIONS BY MICROPROCESSOR, COMPILER, AND MULTIPROCESSOR DATA PROCESSING SYSTEM USING CACHE MEMORY SUBSYSTEM

PURPOSE: A method for executing instructions by a microprocessor, a compiler, and a multiprocessor data processing system using a cache memory subsystem are provided to enable an OS(Operating System), a programmer, and/or a processor to control/identify/invalidate a selected cache line without occur...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	WRIGHT KENNETH LEE, SINHAROY BALARAM, WILLIAMS DEREK EDWARD, MCCALPIN JOHN DAVID
Format:	Patent
Sprache:	eng ; kor
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	WRIGHT KENNETH LEE SINHAROY BALARAM WILLIAMS DEREK EDWARD MCCALPIN JOHN DAVID
description	PURPOSE: A method for executing instructions by a microprocessor, a compiler, and a multiprocessor data processing system using a cache memory subsystem are provided to enable an OS(Operating System), a programmer, and/or a processor to control/identify/invalidate a selected cache line without occurring error for potential timing and coherency generated in a multiprocessor environment. CONSTITUTION: An address is judged by a microprocessor. It is judged that a cache block matched with the address is present in the cache memory unit localized to the microprocessor(134). Responding that the cache block matched with the address is present, the cache block in a local cache memory unit is invalidated(140). Responding that the cache block matched with the address is present in a remote cache memory unit, the cache block matched with the address is kept in a valid state.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_KR20040092394A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>KR20040092394A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_KR20040092394A3</originalsourceid><addsrcrecordid>eNqNjL0KwjAUhbs4iPoOF1wVQtvFMU1vbbDpLckN2KkUiZNoob6C7-1fcXY65-M7nHn0MMgl5VCQBTyi8qzrPejasfWKNdUOshaMVpYaSwqdI7sBRabRFb6arHMwvmL9s5BLljDh-8y1jtGA_4CSqkQwaMi24Hz2lctodu4vY1hNuYjWBbIqt2G4dWEc-lO4hnt3sLEQqRC7ONmlMvlv9QQizz9X</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD FOR EXECUTING INSTRUCTIONS BY MICROPROCESSOR, COMPILER, AND MULTIPROCESSOR DATA PROCESSING SYSTEM USING CACHE MEMORY SUBSYSTEM</title><source>esp@cenet</source><creator>WRIGHT KENNETH LEE ; SINHAROY BALARAM ; WILLIAMS DEREK EDWARD ; MCCALPIN JOHN DAVID</creator><creatorcontrib>WRIGHT KENNETH LEE ; SINHAROY BALARAM ; WILLIAMS DEREK EDWARD ; MCCALPIN JOHN DAVID</creatorcontrib><description>PURPOSE: A method for executing instructions by a microprocessor, a compiler, and a multiprocessor data processing system using a cache memory subsystem are provided to enable an OS(Operating System), a programmer, and/or a processor to control/identify/invalidate a selected cache line without occurring error for potential timing and coherency generated in a multiprocessor environment. CONSTITUTION: An address is judged by a microprocessor. It is judged that a cache block matched with the address is present in the cache memory unit localized to the microprocessor(134). Responding that the cache block matched with the address is present, the cache block in a local cache memory unit is invalidated(140). Responding that the cache block matched with the address is present in a remote cache memory unit, the cache block matched with the address is kept in a valid state.</description><edition>7</edition><language>eng ; kor</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20041103&DB=EPODOC&CC=KR&NR=20040092394A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20041103&DB=EPODOC&CC=KR&NR=20040092394A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WRIGHT KENNETH LEE</creatorcontrib><creatorcontrib>SINHAROY BALARAM</creatorcontrib><creatorcontrib>WILLIAMS DEREK EDWARD</creatorcontrib><creatorcontrib>MCCALPIN JOHN DAVID</creatorcontrib><title>METHOD FOR EXECUTING INSTRUCTIONS BY MICROPROCESSOR, COMPILER, AND MULTIPROCESSOR DATA PROCESSING SYSTEM USING CACHE MEMORY SUBSYSTEM</title><description>PURPOSE: A method for executing instructions by a microprocessor, a compiler, and a multiprocessor data processing system using a cache memory subsystem are provided to enable an OS(Operating System), a programmer, and/or a processor to control/identify/invalidate a selected cache line without occurring error for potential timing and coherency generated in a multiprocessor environment. CONSTITUTION: An address is judged by a microprocessor. It is judged that a cache block matched with the address is present in the cache memory unit localized to the microprocessor(134). Responding that the cache block matched with the address is present, the cache block in a local cache memory unit is invalidated(140). Responding that the cache block matched with the address is present in a remote cache memory unit, the cache block matched with the address is kept in a valid state.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjL0KwjAUhbs4iPoOF1wVQtvFMU1vbbDpLckN2KkUiZNoob6C7-1fcXY65-M7nHn0MMgl5VCQBTyi8qzrPejasfWKNdUOshaMVpYaSwqdI7sBRabRFb6arHMwvmL9s5BLljDh-8y1jtGA_4CSqkQwaMi24Hz2lctodu4vY1hNuYjWBbIqt2G4dWEc-lO4hnt3sLEQqRC7ONmlMvlv9QQizz9X</recordid><startdate>20041103</startdate><enddate>20041103</enddate><creator>WRIGHT KENNETH LEE</creator><creator>SINHAROY BALARAM</creator><creator>WILLIAMS DEREK EDWARD</creator><creator>MCCALPIN JOHN DAVID</creator><scope>EVB</scope></search><sort><creationdate>20041103</creationdate><title>METHOD FOR EXECUTING INSTRUCTIONS BY MICROPROCESSOR, COMPILER, AND MULTIPROCESSOR DATA PROCESSING SYSTEM USING CACHE MEMORY SUBSYSTEM</title><author>WRIGHT KENNETH LEE ; SINHAROY BALARAM ; WILLIAMS DEREK EDWARD ; MCCALPIN JOHN DAVID</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_KR20040092394A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; kor</language><creationdate>2004</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>WRIGHT KENNETH LEE</creatorcontrib><creatorcontrib>SINHAROY BALARAM</creatorcontrib><creatorcontrib>WILLIAMS DEREK EDWARD</creatorcontrib><creatorcontrib>MCCALPIN JOHN DAVID</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WRIGHT KENNETH LEE</au><au>SINHAROY BALARAM</au><au>WILLIAMS DEREK EDWARD</au><au>MCCALPIN JOHN DAVID</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD FOR EXECUTING INSTRUCTIONS BY MICROPROCESSOR, COMPILER, AND MULTIPROCESSOR DATA PROCESSING SYSTEM USING CACHE MEMORY SUBSYSTEM</title><date>2004-11-03</date><risdate>2004</risdate><abstract>PURPOSE: A method for executing instructions by a microprocessor, a compiler, and a multiprocessor data processing system using a cache memory subsystem are provided to enable an OS(Operating System), a programmer, and/or a processor to control/identify/invalidate a selected cache line without occurring error for potential timing and coherency generated in a multiprocessor environment. CONSTITUTION: An address is judged by a microprocessor. It is judged that a cache block matched with the address is present in the cache memory unit localized to the microprocessor(134). Responding that the cache block matched with the address is present, the cache block in a local cache memory unit is invalidated(140). Responding that the cache block matched with the address is present in a remote cache memory unit, the cache block matched with the address is kept in a valid state.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng ; kor
recordid	cdi_epo_espacenet_KR20040092394A
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
title	METHOD FOR EXECUTING INSTRUCTIONS BY MICROPROCESSOR, COMPILER, AND MULTIPROCESSOR DATA PROCESSING SYSTEM USING CACHE MEMORY SUBSYSTEM
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-19T19%3A10%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WRIGHT%20KENNETH%20LEE&rft.date=2004-11-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EKR20040092394A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true