SYSTEM FOR SUPPORTING NON-BURST MODE
PURPOSE: A non-burst mode support system is provided to support a burst mode when making an access to an SDRAM so that it can increase a speed of making an access to an external memory. CONSTITUTION: The system comprises an external SDRAM(100) and a CPU(200). The CPU(100) embeds an SDRAM controller(...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng ; kor |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | PURPOSE: A non-burst mode support system is provided to support a burst mode when making an access to an SDRAM so that it can increase a speed of making an access to an external memory. CONSTITUTION: The system comprises an external SDRAM(100) and a CPU(200). The CPU(100) embeds an SDRAM controller(12) and a burst data buffer(11). The SDRAM controller(12) controls processes of reading data from or writing data to address areas of the SDRAM via a data bus. The burst data buffer(11) transmits or receives some bits of data between the external SDRAM(100) and the SDRAM controller(12). In the case of making an access to an SDRAM using a 8 bit data bus, a single burst node, a 2-length burst mode or a 4-length burst mode can be adopted as a data access method. If the 4-length burst mode is used in the SDRAM and an internal data size is set as a 32 bit, the burst data buffer(11) divides the 32 bit data into four 8-bit data and transmits the 8-bit unit data with the SDRAM controller(12) and the SDRAM(100). |
---|