BALL-GRID-ARRAY TYPE MULTI CHIP PACKAGE AND A MANUFACTURING METHOD THEREOF

PURPOSE: A method for manufacturing a ball-grid-array(BGA) type multi chip package is to provide a chip-size-package(CSP) level multi chip package, by eliminating a structural limit in stacking semiconductor chips, and by reducing the package in thickness. CONSTITUTION: An upper semiconductor chip(1...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: JANG, HYEONG CHAN, SONG, YEONG JAE
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PURPOSE: A method for manufacturing a ball-grid-array(BGA) type multi chip package is to provide a chip-size-package(CSP) level multi chip package, by eliminating a structural limit in stacking semiconductor chips, and by reducing the package in thickness. CONSTITUTION: An upper semiconductor chip(130) has an active surface with a plurality of electrode terminals(132) wherein the electrode terminals are disposed towards an edge of the active surface. A lower semiconductor chip(120) has an active surface having a plurality of electrode terminals(122). A circuit board is prepared which includes a base film(143), a window(144), a wire pattern and a penetration hole(142). An upper surface of the circuit board is adhered to the active surface of the lower semiconductor chip by a buffering adhesive(160). The electrode terminal of the lower semiconductor chip is electrically connected to a beam lead of the circuit board. The electrode terminal of the lower semiconductor chip and the beam lead portion are encapsulated with encapsulating resin(171). The electrode terminal of the upper semiconductor chip and the board pads of the circuit board are electrically bonded by a bonding wire(131). The upper and lower semiconductor chips and bonding wire are encapsulated with encapsulating resin. An external connection terminal(180) is protruded from a metal pad(145) to a lower surface of the base film through the penetration hole of the circuit board.