Method and Apparatus for Memory Time-Sharing Capable of Distributing Bus Traffic of System-on-Chip
A bus system according to the present embodiment includes M (M is a natural number) master ports, N (N is a natural number) slave ports, a bus, A (A is a natural number) masters, B (B is a natural number) slaves and an internal memory. Further, the bus system according to the present embodiment disc...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng ; kor |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | A bus system according to the present embodiment includes M (M is a natural number) master ports, N (N is a natural number) slave ports, a bus, A (A is a natural number) masters, B (B is a natural number) slaves and an internal memory. Further, the bus system according to the present embodiment discloses P (P is a natural number, P |
---|