SEMICONDUCTOR DEVICE

SEMICONDUCTOR DEVICE

PURPOSE:To find the abnormality of a semiconductor chip in an early stage, by composing the semiconductor chip so that rear and surface electrodes of its chip are connected through a metallic cap as well as leads for connecting rear potential. CONSTITUTION:The rear of a semiconductor chip 1 which is...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: YAGOURA HIDEYA, SHIMAMOTO HARUO
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator YAGOURA HIDEYA
SHIMAMOTO HARUO
description PURPOSE:To find the abnormality of a semiconductor chip in an early stage, by composing the semiconductor chip so that rear and surface electrodes of its chip are connected through a metallic cap as well as leads for connecting rear potential. CONSTITUTION:The rear of a semiconductor chip 1 which is stuck to a carrier tape 3 through lead wiring 4 by a TAB system is bonded to the inside base of a metallic cap 11 with a binding material 16. In such a case, the metallic cap 11 is located at the prescribed position with respect to the semiconductor chip 1 by inserting solder 12 as protrusions formed at the metallic cap 11 into through holes 13 at the carrier tape 3. And then solder 12 is heated from the sides of lands 14a and 14b and after it is molten and is joined to the lands 14a and 14b, it is sealed with a sealing resin 17. Thus functions can be affirmed when bonded the semiconductor chip to the carrier tape and then the abnormality of its chip is found in an early stage.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS6461936A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS6461936A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS6461936A3</originalsourceid><addsrcrecordid>eNrjZBAJdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfFeAcFmJmaGlsZmjsZEKAEAUVQepg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICE</title><source>esp@cenet</source><creator>YAGOURA HIDEYA ; SHIMAMOTO HARUO</creator><creatorcontrib>YAGOURA HIDEYA ; SHIMAMOTO HARUO</creatorcontrib><description>PURPOSE:To find the abnormality of a semiconductor chip in an early stage, by composing the semiconductor chip so that rear and surface electrodes of its chip are connected through a metallic cap as well as leads for connecting rear potential. CONSTITUTION:The rear of a semiconductor chip 1 which is stuck to a carrier tape 3 through lead wiring 4 by a TAB system is bonded to the inside base of a metallic cap 11 with a binding material 16. In such a case, the metallic cap 11 is located at the prescribed position with respect to the semiconductor chip 1 by inserting solder 12 as protrusions formed at the metallic cap 11 into through holes 13 at the carrier tape 3. And then solder 12 is heated from the sides of lands 14a and 14b and after it is molten and is joined to the lands 14a and 14b, it is sealed with a sealing resin 17. Thus functions can be affirmed when bonded the semiconductor chip to the carrier tape and then the abnormality of its chip is found in an early stage.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1989</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19890308&amp;DB=EPODOC&amp;CC=JP&amp;NR=S6461936A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19890308&amp;DB=EPODOC&amp;CC=JP&amp;NR=S6461936A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YAGOURA HIDEYA</creatorcontrib><creatorcontrib>SHIMAMOTO HARUO</creatorcontrib><title>SEMICONDUCTOR DEVICE</title><description>PURPOSE:To find the abnormality of a semiconductor chip in an early stage, by composing the semiconductor chip so that rear and surface electrodes of its chip are connected through a metallic cap as well as leads for connecting rear potential. CONSTITUTION:The rear of a semiconductor chip 1 which is stuck to a carrier tape 3 through lead wiring 4 by a TAB system is bonded to the inside base of a metallic cap 11 with a binding material 16. In such a case, the metallic cap 11 is located at the prescribed position with respect to the semiconductor chip 1 by inserting solder 12 as protrusions formed at the metallic cap 11 into through holes 13 at the carrier tape 3. And then solder 12 is heated from the sides of lands 14a and 14b and after it is molten and is joined to the lands 14a and 14b, it is sealed with a sealing resin 17. Thus functions can be affirmed when bonded the semiconductor chip to the carrier tape and then the abnormality of its chip is found in an early stage.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1989</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBAJdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfFeAcFmJmaGlsZmjsZEKAEAUVQepg</recordid><startdate>19890308</startdate><enddate>19890308</enddate><creator>YAGOURA HIDEYA</creator><creator>SHIMAMOTO HARUO</creator><scope>EVB</scope></search><sort><creationdate>19890308</creationdate><title>SEMICONDUCTOR DEVICE</title><author>YAGOURA HIDEYA ; SHIMAMOTO HARUO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS6461936A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1989</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>YAGOURA HIDEYA</creatorcontrib><creatorcontrib>SHIMAMOTO HARUO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YAGOURA HIDEYA</au><au>SHIMAMOTO HARUO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICE</title><date>1989-03-08</date><risdate>1989</risdate><abstract>PURPOSE:To find the abnormality of a semiconductor chip in an early stage, by composing the semiconductor chip so that rear and surface electrodes of its chip are connected through a metallic cap as well as leads for connecting rear potential. CONSTITUTION:The rear of a semiconductor chip 1 which is stuck to a carrier tape 3 through lead wiring 4 by a TAB system is bonded to the inside base of a metallic cap 11 with a binding material 16. In such a case, the metallic cap 11 is located at the prescribed position with respect to the semiconductor chip 1 by inserting solder 12 as protrusions formed at the metallic cap 11 into through holes 13 at the carrier tape 3. And then solder 12 is heated from the sides of lands 14a and 14b and after it is molten and is joined to the lands 14a and 14b, it is sealed with a sealing resin 17. Thus functions can be affirmed when bonded the semiconductor chip to the carrier tape and then the abnormality of its chip is found in an early stage.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPS6461936A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-11T12%3A57%3A49IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YAGOURA%20HIDEYA&rft.date=1989-03-08&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS6461936A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true