SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE

PURPOSE:To promote the freedom in laying out by a method wherein multiple pairs of two column cells holding a wiring channel of a specified width are arranged with the other wiring channels laid between said pairs. CONSTITUTION:Cell columns Ai and Bi (i=1, 2...4) are arranged respectively holding a...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KUWANO KAZUSUMI, KORENAGA HIROKI, KAWACHI KAZUYUKI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KUWANO KAZUSUMI
KORENAGA HIROKI
KAWACHI KAZUYUKI
description PURPOSE:To promote the freedom in laying out by a method wherein multiple pairs of two column cells holding a wiring channel of a specified width are arranged with the other wiring channels laid between said pairs. CONSTITUTION:Cell columns Ai and Bi (i=1, 2...4) are arranged respectively holding a wiring channel Wo of a specified width between them while the other wiring channels W1, W2 and W3, each made compact to have a specified width required for the wiring according to a wiring program are arranged between the cell columns in respective pair units. C1, C2...Cn representing standard cells with one logical function, counter, etc., previously programed are arranged on respective cell columns Ai, Bi. In such a constitution, in order to lay out the cell columns, the wiring channels W1-W3 can be set up in the specified width required to avoid any shortage of the wiring channels or any waste of cells so that the size of the whole chip may be made smaller as well as the standard cells may be formed extending over the two column cells as necessary to equivalently reduce the length of cell columns by half compared with the conventional one column cell constitution preventing the cell operation from delaying.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS6373642A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS6373642A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS6373642A3</originalsourceid><addsrcrecordid>eNrjZFAPdvX1dPb3cwl1DvEPUvD0C3F1D3IMcXVRcPYMcg71DFFwcQ3zdHblYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxXgHBZsbmxmYmRo7GRCgBAL7cI-s</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE</title><source>esp@cenet</source><creator>KUWANO KAZUSUMI ; KORENAGA HIROKI ; KAWACHI KAZUYUKI</creator><creatorcontrib>KUWANO KAZUSUMI ; KORENAGA HIROKI ; KAWACHI KAZUYUKI</creatorcontrib><description>PURPOSE:To promote the freedom in laying out by a method wherein multiple pairs of two column cells holding a wiring channel of a specified width are arranged with the other wiring channels laid between said pairs. CONSTITUTION:Cell columns Ai and Bi (i=1, 2...4) are arranged respectively holding a wiring channel Wo of a specified width between them while the other wiring channels W1, W2 and W3, each made compact to have a specified width required for the wiring according to a wiring program are arranged between the cell columns in respective pair units. C1, C2...Cn representing standard cells with one logical function, counter, etc., previously programed are arranged on respective cell columns Ai, Bi. In such a constitution, in order to lay out the cell columns, the wiring channels W1-W3 can be set up in the specified width required to avoid any shortage of the wiring channels or any waste of cells so that the size of the whole chip may be made smaller as well as the standard cells may be formed extending over the two column cells as necessary to equivalently reduce the length of cell columns by half compared with the conventional one column cell constitution preventing the cell operation from delaying.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1988</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19880404&amp;DB=EPODOC&amp;CC=JP&amp;NR=S6373642A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25555,76308</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19880404&amp;DB=EPODOC&amp;CC=JP&amp;NR=S6373642A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KUWANO KAZUSUMI</creatorcontrib><creatorcontrib>KORENAGA HIROKI</creatorcontrib><creatorcontrib>KAWACHI KAZUYUKI</creatorcontrib><title>SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE</title><description>PURPOSE:To promote the freedom in laying out by a method wherein multiple pairs of two column cells holding a wiring channel of a specified width are arranged with the other wiring channels laid between said pairs. CONSTITUTION:Cell columns Ai and Bi (i=1, 2...4) are arranged respectively holding a wiring channel Wo of a specified width between them while the other wiring channels W1, W2 and W3, each made compact to have a specified width required for the wiring according to a wiring program are arranged between the cell columns in respective pair units. C1, C2...Cn representing standard cells with one logical function, counter, etc., previously programed are arranged on respective cell columns Ai, Bi. In such a constitution, in order to lay out the cell columns, the wiring channels W1-W3 can be set up in the specified width required to avoid any shortage of the wiring channels or any waste of cells so that the size of the whole chip may be made smaller as well as the standard cells may be formed extending over the two column cells as necessary to equivalently reduce the length of cell columns by half compared with the conventional one column cell constitution preventing the cell operation from delaying.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1988</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFAPdvX1dPb3cwl1DvEPUvD0C3F1D3IMcXVRcPYMcg71DFFwcQ3zdHblYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxXgHBZsbmxmYmRo7GRCgBAL7cI-s</recordid><startdate>19880404</startdate><enddate>19880404</enddate><creator>KUWANO KAZUSUMI</creator><creator>KORENAGA HIROKI</creator><creator>KAWACHI KAZUYUKI</creator><scope>EVB</scope></search><sort><creationdate>19880404</creationdate><title>SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE</title><author>KUWANO KAZUSUMI ; KORENAGA HIROKI ; KAWACHI KAZUYUKI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS6373642A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1988</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>KUWANO KAZUSUMI</creatorcontrib><creatorcontrib>KORENAGA HIROKI</creatorcontrib><creatorcontrib>KAWACHI KAZUYUKI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KUWANO KAZUSUMI</au><au>KORENAGA HIROKI</au><au>KAWACHI KAZUYUKI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE</title><date>1988-04-04</date><risdate>1988</risdate><abstract>PURPOSE:To promote the freedom in laying out by a method wherein multiple pairs of two column cells holding a wiring channel of a specified width are arranged with the other wiring channels laid between said pairs. CONSTITUTION:Cell columns Ai and Bi (i=1, 2...4) are arranged respectively holding a wiring channel Wo of a specified width between them while the other wiring channels W1, W2 and W3, each made compact to have a specified width required for the wiring according to a wiring program are arranged between the cell columns in respective pair units. C1, C2...Cn representing standard cells with one logical function, counter, etc., previously programed are arranged on respective cell columns Ai, Bi. In such a constitution, in order to lay out the cell columns, the wiring channels W1-W3 can be set up in the specified width required to avoid any shortage of the wiring channels or any waste of cells so that the size of the whole chip may be made smaller as well as the standard cells may be formed extending over the two column cells as necessary to equivalently reduce the length of cell columns by half compared with the conventional one column cell constitution preventing the cell operation from delaying.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPS6373642A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-14T22%3A11%3A37IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KUWANO%20KAZUSUMI&rft.date=1988-04-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS6373642A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true