INTERRUPTION SYSTEM FOR MICROPROCESSOR

PURPOSE:To speed up task switching by providing a saving and releasing processing part and saving the content of a register in parallel with an interruption processing routine. CONSTITUTION:The saving and releasing processing part is given. When a program information storage means on the side of A i...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: YOSHIMOTO SATORU
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PURPOSE:To speed up task switching by providing a saving and releasing processing part and saving the content of a register in parallel with an interruption processing routine. CONSTITUTION:The saving and releasing processing part is given. When a program information storage means on the side of A is used, and acceptable interruption occurs under a state that the program is executed, new program information is read from an external memory, stored in a program information storage means on the side of B, and content of the program information storage means on the side of A is saved in an interruption processing stack. When a termination instruction is issued, the program information storage means on the side of A is connected to an internal bus, and program information of the interruption processing stack is loaded on the program information storage means on the side of B. Thus, the saving and releasing of the state at the time of interruption processing can be executed at high speed.