LOAD DISTRIBUTION SYSTEM FOR PARALLEL INFERENCE COMPUTER

LOAD DISTRIBUTION SYSTEM FOR PARALLEL INFERENCE COMPUTER

PURPOSE:To ensure the uniform decentralization of load by distributing the goals where the contunuation of reductions are expected to the processor elements excluding the processor element that executed a reduction to produce a new goal. CONSTITUTION:A goal '?-ancestor (X, IEMITSU)' is red...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: YONEYAMA MITSUGI, SUGIE MAMORU
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator YONEYAMA MITSUGI
SUGIE MAMORU
description PURPOSE:To ensure the uniform decentralization of load by distributing the goals where the contunuation of reductions are expected to the processor elements excluding the processor element that executed a reduction to produce a new goal. CONSTITUTION:A goal '?-ancestor (X, IEMITSU)' is reduced with a processor element #0 for production of a new goal '?-parent (Z, IEMITSU) ancestors (X, Z)'. The goal '?-parent (X, IEMITSU)' and two goals produced from said goal are distributed to the element #0 and processed. While the other goal '?-parent (Z, IEMITSU), ancestors (X, Z)' which is produced from the initial goal is allocated to a processor element #n and processor there. In such a way, a goal is previously designated previously for estimation of the reduction continuation and another goal is produced from said goal. Thus it is possible to ensure the uniform decentralization of loads.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS63147233A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS63147233A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS63147233A3</originalsourceid><addsrcrecordid>eNrjZLDw8Xd0UXDxDA4J8nQKDfH091MIjgwOcfVVcPMPUghwDHL08XH1UfD0c3MNcvVzdlVw9vcNCA1xDeJhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAcFmxoYm5kbGxo7GxKgBAIo7KQg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>LOAD DISTRIBUTION SYSTEM FOR PARALLEL INFERENCE COMPUTER</title><source>esp@cenet</source><creator>YONEYAMA MITSUGI ; SUGIE MAMORU</creator><creatorcontrib>YONEYAMA MITSUGI ; SUGIE MAMORU</creatorcontrib><description>PURPOSE:To ensure the uniform decentralization of load by distributing the goals where the contunuation of reductions are expected to the processor elements excluding the processor element that executed a reduction to produce a new goal. CONSTITUTION:A goal '?-ancestor (X, IEMITSU)' is reduced with a processor element #0 for production of a new goal '?-parent (Z, IEMITSU) ancestors (X, Z)'. The goal '?-parent (X, IEMITSU)' and two goals produced from said goal are distributed to the element #0 and processed. While the other goal '?-parent (Z, IEMITSU), ancestors (X, Z)' which is produced from the initial goal is allocated to a processor element #n and processor there. In such a way, a goal is previously designated previously for estimation of the reduction continuation and another goal is produced from said goal. Thus it is possible to ensure the uniform decentralization of loads.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1988</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19880620&amp;DB=EPODOC&amp;CC=JP&amp;NR=S63147233A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76418</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19880620&amp;DB=EPODOC&amp;CC=JP&amp;NR=S63147233A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YONEYAMA MITSUGI</creatorcontrib><creatorcontrib>SUGIE MAMORU</creatorcontrib><title>LOAD DISTRIBUTION SYSTEM FOR PARALLEL INFERENCE COMPUTER</title><description>PURPOSE:To ensure the uniform decentralization of load by distributing the goals where the contunuation of reductions are expected to the processor elements excluding the processor element that executed a reduction to produce a new goal. CONSTITUTION:A goal '?-ancestor (X, IEMITSU)' is reduced with a processor element #0 for production of a new goal '?-parent (Z, IEMITSU) ancestors (X, Z)'. The goal '?-parent (X, IEMITSU)' and two goals produced from said goal are distributed to the element #0 and processed. While the other goal '?-parent (Z, IEMITSU), ancestors (X, Z)' which is produced from the initial goal is allocated to a processor element #n and processor there. In such a way, a goal is previously designated previously for estimation of the reduction continuation and another goal is produced from said goal. Thus it is possible to ensure the uniform decentralization of loads.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1988</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLDw8Xd0UXDxDA4J8nQKDfH091MIjgwOcfVVcPMPUghwDHL08XH1UfD0c3MNcvVzdlVw9vcNCA1xDeJhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAcFmxoYm5kbGxo7GxKgBAIo7KQg</recordid><startdate>19880620</startdate><enddate>19880620</enddate><creator>YONEYAMA MITSUGI</creator><creator>SUGIE MAMORU</creator><scope>EVB</scope></search><sort><creationdate>19880620</creationdate><title>LOAD DISTRIBUTION SYSTEM FOR PARALLEL INFERENCE COMPUTER</title><author>YONEYAMA MITSUGI ; SUGIE MAMORU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS63147233A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1988</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>YONEYAMA MITSUGI</creatorcontrib><creatorcontrib>SUGIE MAMORU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YONEYAMA MITSUGI</au><au>SUGIE MAMORU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>LOAD DISTRIBUTION SYSTEM FOR PARALLEL INFERENCE COMPUTER</title><date>1988-06-20</date><risdate>1988</risdate><abstract>PURPOSE:To ensure the uniform decentralization of load by distributing the goals where the contunuation of reductions are expected to the processor elements excluding the processor element that executed a reduction to produce a new goal. CONSTITUTION:A goal '?-ancestor (X, IEMITSU)' is reduced with a processor element #0 for production of a new goal '?-parent (Z, IEMITSU) ancestors (X, Z)'. The goal '?-parent (X, IEMITSU)' and two goals produced from said goal are distributed to the element #0 and processed. While the other goal '?-parent (Z, IEMITSU), ancestors (X, Z)' which is produced from the initial goal is allocated to a processor element #n and processor there. In such a way, a goal is previously designated previously for estimation of the reduction continuation and another goal is produced from said goal. Thus it is possible to ensure the uniform decentralization of loads.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPS63147233A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title LOAD DISTRIBUTION SYSTEM FOR PARALLEL INFERENCE COMPUTER
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T08%3A41%3A44IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YONEYAMA%20MITSUGI&rft.date=1988-06-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS63147233A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true