INTERRUPTION SYSTEM

PURPOSE:To decrease the number of signal lines together with reduction of the area chips and to increase the degree of integration, by delivering an interruption processing request via a means having a time-division sending function and using an interruption processing request signal line in time di...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MARUYAMA TAKASHI, KURAKAZU KEIICHI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PURPOSE:To decrease the number of signal lines together with reduction of the area chips and to increase the degree of integration, by delivering an interruption processing request via a means having a time-division sending function and using an interruption processing request signal line in time division. CONSTITUTION:A peripheral module 2-2 sends signals to an interruption request signal generator 5-2. The generator 5-2 always produces a time-division waveform corresponding to an interruption request and sends the signal that secured an AND with the signal received from the module 2-2 to an interruption request signal line 9. A deciding circuit 3 always produces eight signals which are successively effective in each one of interruption request periods. Then an AND element is delivered when the signal effective to the 2nd interruption request period is supplied. Thus the bit corresponding to the module 2-2 becomes effective and this fact is informed to a CPU 1. The CPU 1 returns the acknoledge to a vector number generator 4 in an interruption acceptable mode. The generator 4 produces the vector number corresponding to the module 2-2 and transmits it to the CPU 1 via a data bus 7. Thus the CPU 1 starts execution of an interruption processing program in response to the module 2-2.