SEMICONDUCTOR INTEGRATED CIRCUIT FOR CONTROL OF AUXILIARY STORAGE DEVICE

PURPOSE:To shorten an access time of data and to increase a data transfer speed by incorporating a semiconductor memory element which preserve the data corresponding to a specific address of a storage device. CONSTITUTION:When a control command is delivered from a CPU 1 through a connecting part 2,...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: ARIMOTO AKIYA
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PURPOSE:To shorten an access time of data and to increase a data transfer speed by incorporating a semiconductor memory element which preserve the data corresponding to a specific address of a storage device. CONSTITUTION:When a control command is delivered from a CPU 1 through a connecting part 2, an operation control part 6 decides whether or not the transfer address of data is equal to an address of a data memory part 7. If the data transfer address is equal to the address of the part 7, the part 6 controls a connecting part to perform the transfer of data between the main memory of the CPU 1 and the part 7. Otherwise the part 6 controls the connecting parts 2 and 5 and a data modulation/demodulation part 3 to perform the normal transfer of data between the main memory of the CPU 1 and an auxiliary storage device 4. The data needed for transfer are stored in the part 7 consisting of a semiconductor memory element. In such a way, the access time of the data is shortened together with increase of the data transfer speed.