DECODING CIRCUIT FOR PICTURE SIGNAL

PURPOSE:To shorten a processing time of decoding by providing a counter controlled so as to quickly traverse when a run length is above a prescribed value and a means for generating a binarization picture signal by the run length set in the counter. CONSTITUTION:A value of a run length is set to a c...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: DOI TETSUO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PURPOSE:To shorten a processing time of decoding by providing a counter controlled so as to quickly traverse when a run length is above a prescribed value and a means for generating a binarization picture signal by the run length set in the counter. CONSTITUTION:A value of a run length is set to a counter of 12 bits constituted by counters 21, 22, 23, and this value is subtracted by a clock supplied to a terminal 29. When the value of the counters 21, 22, 23 go to 0, an output is generated from a NAND gate 26, this output is fed to a microprogram control section MPU not shown and the generation of the binarization signal is controlled. The binarization picture image signal is generated from a binary picture signal generating circuit 30 by a command from the MPU. The output of the circuit 30 is fed to a serial.parallel conversion circuit 8 every 1 clock and fed to a buffer circuit 31 to form all the 16 bit white of black binary picture signals.