ERROR INFORMING SYSTEM

ERROR INFORMING SYSTEM

PURPOSE:To inform assuredly an error produced at a follower device of a CPU to the CPU by resetting simultaneously the CPU with an SVP, and making said device perform an error interruption with a mask. CONSTITUTION:An SVP2 resets a CHU3 to delete the factor of an error in case the error is produced...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: ICHIJIYOU AKIHIRO, IGAWA YOSHIHIRO, WADA OSAMU
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator ICHIJIYOU AKIHIRO
IGAWA YOSHIHIRO
WADA OSAMU
description PURPOSE:To inform assuredly an error produced at a follower device of a CPU to the CPU by resetting simultaneously the CPU with an SVP, and making said device perform an error interruption with a mask. CONSTITUTION:An SVP2 resets a CHU3 to delete the factor of an error in case the error is produced within the CHU3. Then the SVP2 turns on a forcible interruption register IRTX8 and sends a forcible interruption signal to a CPU1. The CPU1 sends the stored mask data (a) on the CHU3 to the CHU3 to ask the recovery processing. Then the CHU3 sets again the mask data to a mask register MSKR5 and also sets an error interruption factor A to an interruption register IRTR4. The CHU3 gives information to the CPU1 when said setting operations are through in a normal state. An error interruption signal is sent to the CPU1 as long as the data (a) is kept on. Then the CPU1 performs the interruption processing for an error of a device and informs the error of the device to the softwave.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS6115240A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS6115240A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS6115240A3</originalsourceid><addsrcrecordid>eNrjZBBzDQryD1Lw9HPzD_L19HNXCI4MDnH15WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8V4BwWaGhqZGJgaOxkQoAQCUFR8x</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>ERROR INFORMING SYSTEM</title><source>esp@cenet</source><creator>ICHIJIYOU AKIHIRO ; IGAWA YOSHIHIRO ; WADA OSAMU</creator><creatorcontrib>ICHIJIYOU AKIHIRO ; IGAWA YOSHIHIRO ; WADA OSAMU</creatorcontrib><description>PURPOSE:To inform assuredly an error produced at a follower device of a CPU to the CPU by resetting simultaneously the CPU with an SVP, and making said device perform an error interruption with a mask. CONSTITUTION:An SVP2 resets a CHU3 to delete the factor of an error in case the error is produced within the CHU3. Then the SVP2 turns on a forcible interruption register IRTX8 and sends a forcible interruption signal to a CPU1. The CPU1 sends the stored mask data (a) on the CHU3 to the CHU3 to ask the recovery processing. Then the CHU3 sets again the mask data to a mask register MSKR5 and also sets an error interruption factor A to an interruption register IRTR4. The CHU3 gives information to the CPU1 when said setting operations are through in a normal state. An error interruption signal is sent to the CPU1 as long as the data (a) is kept on. Then the CPU1 performs the interruption processing for an error of a device and informs the error of the device to the softwave.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1986</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19860123&amp;DB=EPODOC&amp;CC=JP&amp;NR=S6115240A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19860123&amp;DB=EPODOC&amp;CC=JP&amp;NR=S6115240A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ICHIJIYOU AKIHIRO</creatorcontrib><creatorcontrib>IGAWA YOSHIHIRO</creatorcontrib><creatorcontrib>WADA OSAMU</creatorcontrib><title>ERROR INFORMING SYSTEM</title><description>PURPOSE:To inform assuredly an error produced at a follower device of a CPU to the CPU by resetting simultaneously the CPU with an SVP, and making said device perform an error interruption with a mask. CONSTITUTION:An SVP2 resets a CHU3 to delete the factor of an error in case the error is produced within the CHU3. Then the SVP2 turns on a forcible interruption register IRTX8 and sends a forcible interruption signal to a CPU1. The CPU1 sends the stored mask data (a) on the CHU3 to the CHU3 to ask the recovery processing. Then the CHU3 sets again the mask data to a mask register MSKR5 and also sets an error interruption factor A to an interruption register IRTR4. The CHU3 gives information to the CPU1 when said setting operations are through in a normal state. An error interruption signal is sent to the CPU1 as long as the data (a) is kept on. Then the CPU1 performs the interruption processing for an error of a device and informs the error of the device to the softwave.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1986</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBBzDQryD1Lw9HPzD_L19HNXCI4MDnH15WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8V4BwWaGhqZGJgaOxkQoAQCUFR8x</recordid><startdate>19860123</startdate><enddate>19860123</enddate><creator>ICHIJIYOU AKIHIRO</creator><creator>IGAWA YOSHIHIRO</creator><creator>WADA OSAMU</creator><scope>EVB</scope></search><sort><creationdate>19860123</creationdate><title>ERROR INFORMING SYSTEM</title><author>ICHIJIYOU AKIHIRO ; IGAWA YOSHIHIRO ; WADA OSAMU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS6115240A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1986</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>ICHIJIYOU AKIHIRO</creatorcontrib><creatorcontrib>IGAWA YOSHIHIRO</creatorcontrib><creatorcontrib>WADA OSAMU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ICHIJIYOU AKIHIRO</au><au>IGAWA YOSHIHIRO</au><au>WADA OSAMU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>ERROR INFORMING SYSTEM</title><date>1986-01-23</date><risdate>1986</risdate><abstract>PURPOSE:To inform assuredly an error produced at a follower device of a CPU to the CPU by resetting simultaneously the CPU with an SVP, and making said device perform an error interruption with a mask. CONSTITUTION:An SVP2 resets a CHU3 to delete the factor of an error in case the error is produced within the CHU3. Then the SVP2 turns on a forcible interruption register IRTX8 and sends a forcible interruption signal to a CPU1. The CPU1 sends the stored mask data (a) on the CHU3 to the CHU3 to ask the recovery processing. Then the CHU3 sets again the mask data to a mask register MSKR5 and also sets an error interruption factor A to an interruption register IRTR4. The CHU3 gives information to the CPU1 when said setting operations are through in a normal state. An error interruption signal is sent to the CPU1 as long as the data (a) is kept on. Then the CPU1 performs the interruption processing for an error of a device and informs the error of the device to the softwave.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPS6115240A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title ERROR INFORMING SYSTEM
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T20%3A01%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ICHIJIYOU%20AKIHIRO&rft.date=1986-01-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS6115240A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true