MOS LOGICAL CIRCUIT
PURPOSE:To suppress the current flowing to an MOSTr by changing the gate potential of the MOSTr which raises or drops the node potential in response to said node potential. CONSTITUTION:The potential of a node 7 is set at an H level when a logical output circuit 8 is kept off or at an H level. Then...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | PURPOSE:To suppress the current flowing to an MOSTr by changing the gate potential of the MOSTr which raises or drops the node potential in response to said node potential. CONSTITUTION:The potential of a node 7 is set at an H level when a logical output circuit 8 is kept off or at an H level. Then a P type MOSTr9 is cut off and no current flows to resistances 13 and 14. Thus the potential of a gate 2 of a P type MOSTr1 which raises the potential level of the node 7 is set at the same level of a negative potential 6. Then the potential of the node 7 is raised by a resistance component between a source 3 and a drain 4 of a Tr1. The Tr9 conducts when the circuit 8 is set at an L level, and the potential of the gate 2 rises up by an amount equal to the drop amount of voltage of the resistance 14. Thus the current flowing to the Tr1 is reduced. In this case, the gate potential of the Tr1 does not rise up to a cut-off level owing to the resistance 13. Then the raising action of the potential is not stopped. Thus the load of the circuit 8 can be reduced. |
---|