MANUFACTURE OF SEMICONDUCTOR DEVICE

PURPOSE:To prevent the lowering of dielectric withstand voltage of a gate oxide film by a method wherein a low temperature preparatory heat treatment is performed before a high temperature heat treatment is performed on a double-layer gate. CONSTITUTION:A polycrystalline Si film 3 is formed on the s...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SHINOHARA SHIYOUHEI, KUGIMIYA KOUICHI, OKADA SHIYOUZOU, FUKUMOTO MASANORI, YASUI JIYUUROU
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SHINOHARA SHIYOUHEI
KUGIMIYA KOUICHI
OKADA SHIYOUZOU
FUKUMOTO MASANORI
YASUI JIYUUROU
description PURPOSE:To prevent the lowering of dielectric withstand voltage of a gate oxide film by a method wherein a low temperature preparatory heat treatment is performed before a high temperature heat treatment is performed on a double-layer gate. CONSTITUTION:A polycrystalline Si film 3 is formed on the surface of a semiconductor substrate 1 having a gate oxide film 2 and an SiO2 film 8, phosphorus is diffused into the Si film subsequently, and then an MoSi2 film 4 is vapor- deposited thereon. Then, a dry etching is performed on double-layer films 3 and 4, and a gate electrode and a wiring are formed. Subsequently, after preparatory heat treatment has been performed at approximately 600 deg.C for 30min or thereabout in N2 or N2+H2, a high temperature heat treatment is performed at approximately 1,000 deg.C for 30min of thereabout, and the wiring resistance of the double-layer film is lowered. Subsequently, a source and drain region is formed by injecting impurities using the gate electrode of the double-layer film as a mask, and an Al/Si electrode is provided. Then, by performing two stages of heat treatments of low and high temperature, the yield rate of dielectric withstand voltae of the gate oxid film can be improved.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS60737A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS60737A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS60737A3</originalsourceid><addsrcrecordid>eNrjZFD2dfQLdXN0DgkNclXwd1MIdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3Axybq4hzh66qQX58anFBYnJqXmpJfFeAcFmBubG5o7GBBUAAKZ-Iek</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MANUFACTURE OF SEMICONDUCTOR DEVICE</title><source>esp@cenet</source><creator>SHINOHARA SHIYOUHEI ; KUGIMIYA KOUICHI ; OKADA SHIYOUZOU ; FUKUMOTO MASANORI ; YASUI JIYUUROU</creator><creatorcontrib>SHINOHARA SHIYOUHEI ; KUGIMIYA KOUICHI ; OKADA SHIYOUZOU ; FUKUMOTO MASANORI ; YASUI JIYUUROU</creatorcontrib><description>PURPOSE:To prevent the lowering of dielectric withstand voltage of a gate oxide film by a method wherein a low temperature preparatory heat treatment is performed before a high temperature heat treatment is performed on a double-layer gate. CONSTITUTION:A polycrystalline Si film 3 is formed on the surface of a semiconductor substrate 1 having a gate oxide film 2 and an SiO2 film 8, phosphorus is diffused into the Si film subsequently, and then an MoSi2 film 4 is vapor- deposited thereon. Then, a dry etching is performed on double-layer films 3 and 4, and a gate electrode and a wiring are formed. Subsequently, after preparatory heat treatment has been performed at approximately 600 deg.C for 30min or thereabout in N2 or N2+H2, a high temperature heat treatment is performed at approximately 1,000 deg.C for 30min of thereabout, and the wiring resistance of the double-layer film is lowered. Subsequently, a source and drain region is formed by injecting impurities using the gate electrode of the double-layer film as a mask, and an Al/Si electrode is provided. Then, by performing two stages of heat treatments of low and high temperature, the yield rate of dielectric withstand voltae of the gate oxid film can be improved.</description><edition>4</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1985</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19850105&amp;DB=EPODOC&amp;CC=JP&amp;NR=S60737A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19850105&amp;DB=EPODOC&amp;CC=JP&amp;NR=S60737A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SHINOHARA SHIYOUHEI</creatorcontrib><creatorcontrib>KUGIMIYA KOUICHI</creatorcontrib><creatorcontrib>OKADA SHIYOUZOU</creatorcontrib><creatorcontrib>FUKUMOTO MASANORI</creatorcontrib><creatorcontrib>YASUI JIYUUROU</creatorcontrib><title>MANUFACTURE OF SEMICONDUCTOR DEVICE</title><description>PURPOSE:To prevent the lowering of dielectric withstand voltage of a gate oxide film by a method wherein a low temperature preparatory heat treatment is performed before a high temperature heat treatment is performed on a double-layer gate. CONSTITUTION:A polycrystalline Si film 3 is formed on the surface of a semiconductor substrate 1 having a gate oxide film 2 and an SiO2 film 8, phosphorus is diffused into the Si film subsequently, and then an MoSi2 film 4 is vapor- deposited thereon. Then, a dry etching is performed on double-layer films 3 and 4, and a gate electrode and a wiring are formed. Subsequently, after preparatory heat treatment has been performed at approximately 600 deg.C for 30min or thereabout in N2 or N2+H2, a high temperature heat treatment is performed at approximately 1,000 deg.C for 30min of thereabout, and the wiring resistance of the double-layer film is lowered. Subsequently, a source and drain region is formed by injecting impurities using the gate electrode of the double-layer film as a mask, and an Al/Si electrode is provided. Then, by performing two stages of heat treatments of low and high temperature, the yield rate of dielectric withstand voltae of the gate oxid film can be improved.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1985</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFD2dfQLdXN0DgkNclXwd1MIdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3Axybq4hzh66qQX58anFBYnJqXmpJfFeAcFmBubG5o7GBBUAAKZ-Iek</recordid><startdate>19850105</startdate><enddate>19850105</enddate><creator>SHINOHARA SHIYOUHEI</creator><creator>KUGIMIYA KOUICHI</creator><creator>OKADA SHIYOUZOU</creator><creator>FUKUMOTO MASANORI</creator><creator>YASUI JIYUUROU</creator><scope>EVB</scope></search><sort><creationdate>19850105</creationdate><title>MANUFACTURE OF SEMICONDUCTOR DEVICE</title><author>SHINOHARA SHIYOUHEI ; KUGIMIYA KOUICHI ; OKADA SHIYOUZOU ; FUKUMOTO MASANORI ; YASUI JIYUUROU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS60737A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1985</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>SHINOHARA SHIYOUHEI</creatorcontrib><creatorcontrib>KUGIMIYA KOUICHI</creatorcontrib><creatorcontrib>OKADA SHIYOUZOU</creatorcontrib><creatorcontrib>FUKUMOTO MASANORI</creatorcontrib><creatorcontrib>YASUI JIYUUROU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SHINOHARA SHIYOUHEI</au><au>KUGIMIYA KOUICHI</au><au>OKADA SHIYOUZOU</au><au>FUKUMOTO MASANORI</au><au>YASUI JIYUUROU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MANUFACTURE OF SEMICONDUCTOR DEVICE</title><date>1985-01-05</date><risdate>1985</risdate><abstract>PURPOSE:To prevent the lowering of dielectric withstand voltage of a gate oxide film by a method wherein a low temperature preparatory heat treatment is performed before a high temperature heat treatment is performed on a double-layer gate. CONSTITUTION:A polycrystalline Si film 3 is formed on the surface of a semiconductor substrate 1 having a gate oxide film 2 and an SiO2 film 8, phosphorus is diffused into the Si film subsequently, and then an MoSi2 film 4 is vapor- deposited thereon. Then, a dry etching is performed on double-layer films 3 and 4, and a gate electrode and a wiring are formed. Subsequently, after preparatory heat treatment has been performed at approximately 600 deg.C for 30min or thereabout in N2 or N2+H2, a high temperature heat treatment is performed at approximately 1,000 deg.C for 30min of thereabout, and the wiring resistance of the double-layer film is lowered. Subsequently, a source and drain region is formed by injecting impurities using the gate electrode of the double-layer film as a mask, and an Al/Si electrode is provided. Then, by performing two stages of heat treatments of low and high temperature, the yield rate of dielectric withstand voltae of the gate oxid film can be improved.</abstract><edition>4</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPS60737A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title MANUFACTURE OF SEMICONDUCTOR DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-08T03%3A46%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SHINOHARA%20SHIYOUHEI&rft.date=1985-01-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS60737A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true