BINARY STATE MONITOR SYSTEM

BINARY STATE MONITOR SYSTEM

PURPOSE:To reduce the number of signal line of a binary state and display concentrically the condition of numerous monitor points at one point so as to make a monitor system more efficient by performing simple multiplexing by means of a digital circuit when an object to be monitored obtains the bina...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: YOKOTO TAKASHI, TSUFUKU SEIJI, MATSUYAMA HIROSHI
Format: Patent
Sprache:eng
Schlagworte:
ALARM SYSTEMS
ORDER TELEGRAPHS
PHYSICS
SIGNALLING
SIGNALLING OR CALLING SYSTEMS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator YOKOTO TAKASHI
TSUFUKU SEIJI
MATSUYAMA HIROSHI
description PURPOSE:To reduce the number of signal line of a binary state and display concentrically the condition of numerous monitor points at one point so as to make a monitor system more efficient by performing simple multiplexing by means of a digital circuit when an object to be monitored obtains the binary state. CONSTITUTION:By means of the bus composed of three lines of the alarm of (N+1) sets of devices DV0-DVN, a monitor is performed by displaying concentrically at one monitor part SUP. A synchronizing signal SY serves as a reset signal at each preset counter CTR, and the counting of a clock signal is started at the rise of the signal SY at an entire CRT. A binary alarm condition output AM from the NAND circuit NAG of each device DV0-DVN is arranged one by one in an AML after it is time division multiplexed and fed to the monitor section SUP where it is spatially rearranged in the output Q0-QN of a shift register SFR by the register SFR and inputted into the corresponding terminal of an FF. The output Q0-QN of the FF is fed to display devices AL0-ALN.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS6072348A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS6072348A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS6072348A3</originalsourceid><addsrcrecordid>eNrjZJB28vRzDIpUCA5xDHFV8PX38wzxD1IIjgwOcfXlYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxXgHBZgbmRsYmFo7GRCgBAC8VIKc</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>BINARY STATE MONITOR SYSTEM</title><source>esp@cenet</source><creator>YOKOTO TAKASHI ; TSUFUKU SEIJI ; MATSUYAMA HIROSHI</creator><creatorcontrib>YOKOTO TAKASHI ; TSUFUKU SEIJI ; MATSUYAMA HIROSHI</creatorcontrib><description>PURPOSE:To reduce the number of signal line of a binary state and display concentrically the condition of numerous monitor points at one point so as to make a monitor system more efficient by performing simple multiplexing by means of a digital circuit when an object to be monitored obtains the binary state. CONSTITUTION:By means of the bus composed of three lines of the alarm of (N+1) sets of devices DV0-DVN, a monitor is performed by displaying concentrically at one monitor part SUP. A synchronizing signal SY serves as a reset signal at each preset counter CTR, and the counting of a clock signal is started at the rise of the signal SY at an entire CRT. A binary alarm condition output AM from the NAND circuit NAG of each device DV0-DVN is arranged one by one in an AML after it is time division multiplexed and fed to the monitor section SUP where it is spatially rearranged in the output Q0-QN of a shift register SFR by the register SFR and inputted into the corresponding terminal of an FF. The output Q0-QN of the FF is fed to display devices AL0-ALN.</description><language>eng</language><subject>ALARM SYSTEMS ; ORDER TELEGRAPHS ; PHYSICS ; SIGNALLING ; SIGNALLING OR CALLING SYSTEMS</subject><creationdate>1985</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19850424&amp;DB=EPODOC&amp;CC=JP&amp;NR=S6072348A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19850424&amp;DB=EPODOC&amp;CC=JP&amp;NR=S6072348A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YOKOTO TAKASHI</creatorcontrib><creatorcontrib>TSUFUKU SEIJI</creatorcontrib><creatorcontrib>MATSUYAMA HIROSHI</creatorcontrib><title>BINARY STATE MONITOR SYSTEM</title><description>PURPOSE:To reduce the number of signal line of a binary state and display concentrically the condition of numerous monitor points at one point so as to make a monitor system more efficient by performing simple multiplexing by means of a digital circuit when an object to be monitored obtains the binary state. CONSTITUTION:By means of the bus composed of three lines of the alarm of (N+1) sets of devices DV0-DVN, a monitor is performed by displaying concentrically at one monitor part SUP. A synchronizing signal SY serves as a reset signal at each preset counter CTR, and the counting of a clock signal is started at the rise of the signal SY at an entire CRT. A binary alarm condition output AM from the NAND circuit NAG of each device DV0-DVN is arranged one by one in an AML after it is time division multiplexed and fed to the monitor section SUP where it is spatially rearranged in the output Q0-QN of a shift register SFR by the register SFR and inputted into the corresponding terminal of an FF. The output Q0-QN of the FF is fed to display devices AL0-ALN.</description><subject>ALARM SYSTEMS</subject><subject>ORDER TELEGRAPHS</subject><subject>PHYSICS</subject><subject>SIGNALLING</subject><subject>SIGNALLING OR CALLING SYSTEMS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1985</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJB28vRzDIpUCA5xDHFV8PX38wzxD1IIjgwOcfXlYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxXgHBZgbmRsYmFo7GRCgBAC8VIKc</recordid><startdate>19850424</startdate><enddate>19850424</enddate><creator>YOKOTO TAKASHI</creator><creator>TSUFUKU SEIJI</creator><creator>MATSUYAMA HIROSHI</creator><scope>EVB</scope></search><sort><creationdate>19850424</creationdate><title>BINARY STATE MONITOR SYSTEM</title><author>YOKOTO TAKASHI ; TSUFUKU SEIJI ; MATSUYAMA HIROSHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS6072348A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1985</creationdate><topic>ALARM SYSTEMS</topic><topic>ORDER TELEGRAPHS</topic><topic>PHYSICS</topic><topic>SIGNALLING</topic><topic>SIGNALLING OR CALLING SYSTEMS</topic><toplevel>online_resources</toplevel><creatorcontrib>YOKOTO TAKASHI</creatorcontrib><creatorcontrib>TSUFUKU SEIJI</creatorcontrib><creatorcontrib>MATSUYAMA HIROSHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YOKOTO TAKASHI</au><au>TSUFUKU SEIJI</au><au>MATSUYAMA HIROSHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>BINARY STATE MONITOR SYSTEM</title><date>1985-04-24</date><risdate>1985</risdate><abstract>PURPOSE:To reduce the number of signal line of a binary state and display concentrically the condition of numerous monitor points at one point so as to make a monitor system more efficient by performing simple multiplexing by means of a digital circuit when an object to be monitored obtains the binary state. CONSTITUTION:By means of the bus composed of three lines of the alarm of (N+1) sets of devices DV0-DVN, a monitor is performed by displaying concentrically at one monitor part SUP. A synchronizing signal SY serves as a reset signal at each preset counter CTR, and the counting of a clock signal is started at the rise of the signal SY at an entire CRT. A binary alarm condition output AM from the NAND circuit NAG of each device DV0-DVN is arranged one by one in an AML after it is time division multiplexed and fed to the monitor section SUP where it is spatially rearranged in the output Q0-QN of a shift register SFR by the register SFR and inputted into the corresponding terminal of an FF. The output Q0-QN of the FF is fed to display devices AL0-ALN.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPS6072348A
source esp@cenet
subjects ALARM SYSTEMS
ORDER TELEGRAPHS
PHYSICS
SIGNALLING
SIGNALLING OR CALLING SYSTEMS
title BINARY STATE MONITOR SYSTEM
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T23%3A37%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YOKOTO%20TAKASHI&rft.date=1985-04-24&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS6072348A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true