ACCESS CONTROL SYSTEM FOR LOCAL MEMORY OF MULTIPROCESSOR SYSTEM

PURPOSE:To facilitate an analysis of the cause of abnormality and restoration by allowing each processor to mask a local memory against accessing from another processor while operating normally with the local memory, release the masking when abnormality occurs, and serve as another processor. CONSTI...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HIRAMATSU JIYUNICHI, SUZUKI SHIGEO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PURPOSE:To facilitate an analysis of the cause of abnormality and restoration by allowing each processor to mask a local memory against accessing from another processor while operating normally with the local memory, release the masking when abnormality occurs, and serve as another processor. CONSTITUTION:When accessing to the local memory 4 by other processors is inhibited, the output of an inhibition signal generating circuit goes down to a level L, and the output of an AND circuit 15 also goes down to L to turn off transmission gates 12 and 13. At the same time, the output of an AND circuit 14 also goes down to L, and that is reported to other processors through a bus 2. If a processor 1 generates an abnormality, a control circuit 3 input H to an OR circuit 50, which outputs H regardless of the output of the inhibition signal generating circuit 40. The AND circuits 14 and 15 and transmission gates 12 and 13 are inverted into states of accessing from other processors. Thus, malfunction is prevented and the processor serves as other processors to facilitate an analysis of the abnormality and restoration.