MANUFACTURE OF SEMICONDUCTOR DEVICE

PURPOSE:To reduce number of alignment marks per actual tip and increase the yield rate of obtaining tips per wafer by using a method of regarding plural number of tips as one tip. CONSTITUTION:When an interval of alignment marks in a device is assumed as L, each width of plural number of semiconduct...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MIYOSHI HIROKAZU, NISHIMOTO AKIRA, NAKAJIMA MORIYOSHI, TAKAHASHI HIROSHIGE, ANDOU AKIRA, MATSUNO YOUKO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator MIYOSHI HIROKAZU
NISHIMOTO AKIRA
NAKAJIMA MORIYOSHI
TAKAHASHI HIROSHIGE
ANDOU AKIRA
MATSUNO YOUKO
description PURPOSE:To reduce number of alignment marks per actual tip and increase the yield rate of obtaining tips per wafer by using a method of regarding plural number of tips as one tip. CONSTITUTION:When an interval of alignment marks in a device is assumed as L, each width of plural number of semiconductor tips to be continuously formed in a line on a semiconductor wafer is assumed as l0 and the width of the alignment mark is assumed as DELTA, L=nl+W [n is a positive integer, l0
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS6022320A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS6022320A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS6022320A3</originalsourceid><addsrcrecordid>eNrjZFD2dfQLdXN0DgkNclXwd1MIdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfFeAcFmBkZGxkYGjsZEKAEAJ6UinQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MANUFACTURE OF SEMICONDUCTOR DEVICE</title><source>esp@cenet</source><creator>MIYOSHI HIROKAZU ; NISHIMOTO AKIRA ; NAKAJIMA MORIYOSHI ; TAKAHASHI HIROSHIGE ; ANDOU AKIRA ; MATSUNO YOUKO</creator><creatorcontrib>MIYOSHI HIROKAZU ; NISHIMOTO AKIRA ; NAKAJIMA MORIYOSHI ; TAKAHASHI HIROSHIGE ; ANDOU AKIRA ; MATSUNO YOUKO</creatorcontrib><description>PURPOSE:To reduce number of alignment marks per actual tip and increase the yield rate of obtaining tips per wafer by using a method of regarding plural number of tips as one tip. CONSTITUTION:When an interval of alignment marks in a device is assumed as L, each width of plural number of semiconductor tips to be continuously formed in a line on a semiconductor wafer is assumed as l0 and the width of the alignment mark is assumed as DELTA, L=nl+W [n is a positive integer, l0&lt;W&lt;(l-DELTA)] is made to be obtained considering l=n0l0 (n0 is a positive integer of 2 or more.). If number of sorts of the alignment marks is not greater than the number of tips in a tip group, number of alignment marks per tip can be kept 2 or less whereby the area occupied by the alignment marks can be reduced.</description><language>eng</language><subject>APPARATUS SPECIALLY ADAPTED THEREFOR ; BASIC ELECTRIC ELEMENTS ; CINEMATOGRAPHY ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; ELECTROGRAPHY ; HOLOGRAPHY ; MATERIALS THEREFOR ; ORIGINALS THEREFOR ; PHOTOGRAPHY ; PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES,e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTORDEVICES ; PHYSICS ; SEMICONDUCTOR DEVICES</subject><creationdate>1985</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19850204&amp;DB=EPODOC&amp;CC=JP&amp;NR=S6022320A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19850204&amp;DB=EPODOC&amp;CC=JP&amp;NR=S6022320A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MIYOSHI HIROKAZU</creatorcontrib><creatorcontrib>NISHIMOTO AKIRA</creatorcontrib><creatorcontrib>NAKAJIMA MORIYOSHI</creatorcontrib><creatorcontrib>TAKAHASHI HIROSHIGE</creatorcontrib><creatorcontrib>ANDOU AKIRA</creatorcontrib><creatorcontrib>MATSUNO YOUKO</creatorcontrib><title>MANUFACTURE OF SEMICONDUCTOR DEVICE</title><description>PURPOSE:To reduce number of alignment marks per actual tip and increase the yield rate of obtaining tips per wafer by using a method of regarding plural number of tips as one tip. CONSTITUTION:When an interval of alignment marks in a device is assumed as L, each width of plural number of semiconductor tips to be continuously formed in a line on a semiconductor wafer is assumed as l0 and the width of the alignment mark is assumed as DELTA, L=nl+W [n is a positive integer, l0&lt;W&lt;(l-DELTA)] is made to be obtained considering l=n0l0 (n0 is a positive integer of 2 or more.). If number of sorts of the alignment marks is not greater than the number of tips in a tip group, number of alignment marks per tip can be kept 2 or less whereby the area occupied by the alignment marks can be reduced.</description><subject>APPARATUS SPECIALLY ADAPTED THEREFOR</subject><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CINEMATOGRAPHY</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>ELECTROGRAPHY</subject><subject>HOLOGRAPHY</subject><subject>MATERIALS THEREFOR</subject><subject>ORIGINALS THEREFOR</subject><subject>PHOTOGRAPHY</subject><subject>PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES,e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTORDEVICES</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1985</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFD2dfQLdXN0DgkNclXwd1MIdvX1dPb3cwl1DvEPUnBxDfN0duVhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfFeAcFmBkZGxkYGjsZEKAEAJ6UinQ</recordid><startdate>19850204</startdate><enddate>19850204</enddate><creator>MIYOSHI HIROKAZU</creator><creator>NISHIMOTO AKIRA</creator><creator>NAKAJIMA MORIYOSHI</creator><creator>TAKAHASHI HIROSHIGE</creator><creator>ANDOU AKIRA</creator><creator>MATSUNO YOUKO</creator><scope>EVB</scope></search><sort><creationdate>19850204</creationdate><title>MANUFACTURE OF SEMICONDUCTOR DEVICE</title><author>MIYOSHI HIROKAZU ; NISHIMOTO AKIRA ; NAKAJIMA MORIYOSHI ; TAKAHASHI HIROSHIGE ; ANDOU AKIRA ; MATSUNO YOUKO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS6022320A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1985</creationdate><topic>APPARATUS SPECIALLY ADAPTED THEREFOR</topic><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CINEMATOGRAPHY</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>ELECTROGRAPHY</topic><topic>HOLOGRAPHY</topic><topic>MATERIALS THEREFOR</topic><topic>ORIGINALS THEREFOR</topic><topic>PHOTOGRAPHY</topic><topic>PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES,e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTORDEVICES</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>MIYOSHI HIROKAZU</creatorcontrib><creatorcontrib>NISHIMOTO AKIRA</creatorcontrib><creatorcontrib>NAKAJIMA MORIYOSHI</creatorcontrib><creatorcontrib>TAKAHASHI HIROSHIGE</creatorcontrib><creatorcontrib>ANDOU AKIRA</creatorcontrib><creatorcontrib>MATSUNO YOUKO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MIYOSHI HIROKAZU</au><au>NISHIMOTO AKIRA</au><au>NAKAJIMA MORIYOSHI</au><au>TAKAHASHI HIROSHIGE</au><au>ANDOU AKIRA</au><au>MATSUNO YOUKO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MANUFACTURE OF SEMICONDUCTOR DEVICE</title><date>1985-02-04</date><risdate>1985</risdate><abstract>PURPOSE:To reduce number of alignment marks per actual tip and increase the yield rate of obtaining tips per wafer by using a method of regarding plural number of tips as one tip. CONSTITUTION:When an interval of alignment marks in a device is assumed as L, each width of plural number of semiconductor tips to be continuously formed in a line on a semiconductor wafer is assumed as l0 and the width of the alignment mark is assumed as DELTA, L=nl+W [n is a positive integer, l0&lt;W&lt;(l-DELTA)] is made to be obtained considering l=n0l0 (n0 is a positive integer of 2 or more.). If number of sorts of the alignment marks is not greater than the number of tips in a tip group, number of alignment marks per tip can be kept 2 or less whereby the area occupied by the alignment marks can be reduced.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPS6022320A
source esp@cenet
subjects APPARATUS SPECIALLY ADAPTED THEREFOR
BASIC ELECTRIC ELEMENTS
CINEMATOGRAPHY
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
ELECTROGRAPHY
HOLOGRAPHY
MATERIALS THEREFOR
ORIGINALS THEREFOR
PHOTOGRAPHY
PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES,e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTORDEVICES
PHYSICS
SEMICONDUCTOR DEVICES
title MANUFACTURE OF SEMICONDUCTOR DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-26T13%3A46%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MIYOSHI%20HIROKAZU&rft.date=1985-02-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS6022320A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true