LEADING-IN SYSTEM FOR CIRCUIT TO BE TESTED

LEADING-IN SYSTEM FOR CIRCUIT TO BE TESTED

PURPOSE:To improve the economical properties for leading-in of a circuit to be tested by leading a single circuit into a tester after setting two circuits into a pair to make use of an idle contact and combining the actuation and restoration of a relay. CONSTITUTION:Outside lines LINE A and B are se...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: OKAMOTO YASUHIRO, KISHIKAWA YUUJI, SUKAI NOBUO, TAKAHASHI SHIYUNJI, UEHARA KAZUHIDE
Format: Patent
Sprache:eng
Schlagworte:
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TELEPHONIC COMMUNICATION
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator OKAMOTO YASUHIRO
KISHIKAWA YUUJI
SUKAI NOBUO
TAKAHASHI SHIYUNJI
UEHARA KAZUHIDE
description PURPOSE:To improve the economical properties for leading-in of a circuit to be tested by leading a single circuit into a tester after setting two circuits into a pair to make use of an idle contact and combining the actuation and restoration of a relay. CONSTITUTION:Outside lines LINE A and B are set with LINE C and D into paires respectively, and two pairs of circuits can be connected to a tester TST via a relay contact st. Then LINE A and B or LINE C and D can be selected via a relay contact ch. Therefore in case subscribers SUB A and C are busy and a subscriber SUB B is not busy, both a subscriber SUB D and the LINE D can be connected to the tester TST by actuating relays st and ch.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS60132450A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS60132450A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS60132450A3</originalsourceid><addsrcrecordid>eNrjZNDycXV08fRz1_X0UwiODA5x9VVw8w9ScPYMcg71DFEI8VdwclUIcQVKuPAwsKYl5hSn8kJpbgZFN9cQZw_d1IL8-NTigsTk1LzUknivgGAzA0NjIxNTA0djYtQAADsuJJ0</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>LEADING-IN SYSTEM FOR CIRCUIT TO BE TESTED</title><source>esp@cenet</source><creator>OKAMOTO YASUHIRO ; KISHIKAWA YUUJI ; SUKAI NOBUO ; TAKAHASHI SHIYUNJI ; UEHARA KAZUHIDE</creator><creatorcontrib>OKAMOTO YASUHIRO ; KISHIKAWA YUUJI ; SUKAI NOBUO ; TAKAHASHI SHIYUNJI ; UEHARA KAZUHIDE</creatorcontrib><description>PURPOSE:To improve the economical properties for leading-in of a circuit to be tested by leading a single circuit into a tester after setting two circuits into a pair to make use of an idle contact and combining the actuation and restoration of a relay. CONSTITUTION:Outside lines LINE A and B are set with LINE C and D into paires respectively, and two pairs of circuits can be connected to a tester TST via a relay contact st. Then LINE A and B or LINE C and D can be selected via a relay contact ch. Therefore in case subscribers SUB A and C are busy and a subscriber SUB B is not busy, both a subscriber SUB D and the LINE D can be connected to the tester TST by actuating relays st and ch.</description><language>eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; TELEPHONIC COMMUNICATION</subject><creationdate>1985</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19850715&amp;DB=EPODOC&amp;CC=JP&amp;NR=S60132450A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76418</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19850715&amp;DB=EPODOC&amp;CC=JP&amp;NR=S60132450A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>OKAMOTO YASUHIRO</creatorcontrib><creatorcontrib>KISHIKAWA YUUJI</creatorcontrib><creatorcontrib>SUKAI NOBUO</creatorcontrib><creatorcontrib>TAKAHASHI SHIYUNJI</creatorcontrib><creatorcontrib>UEHARA KAZUHIDE</creatorcontrib><title>LEADING-IN SYSTEM FOR CIRCUIT TO BE TESTED</title><description>PURPOSE:To improve the economical properties for leading-in of a circuit to be tested by leading a single circuit into a tester after setting two circuits into a pair to make use of an idle contact and combining the actuation and restoration of a relay. CONSTITUTION:Outside lines LINE A and B are set with LINE C and D into paires respectively, and two pairs of circuits can be connected to a tester TST via a relay contact st. Then LINE A and B or LINE C and D can be selected via a relay contact ch. Therefore in case subscribers SUB A and C are busy and a subscriber SUB B is not busy, both a subscriber SUB D and the LINE D can be connected to the tester TST by actuating relays st and ch.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>TELEPHONIC COMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1985</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNDycXV08fRz1_X0UwiODA5x9VVw8w9ScPYMcg71DFEI8VdwclUIcQVKuPAwsKYl5hSn8kJpbgZFN9cQZw_d1IL8-NTigsTk1LzUknivgGAzA0NjIxNTA0djYtQAADsuJJ0</recordid><startdate>19850715</startdate><enddate>19850715</enddate><creator>OKAMOTO YASUHIRO</creator><creator>KISHIKAWA YUUJI</creator><creator>SUKAI NOBUO</creator><creator>TAKAHASHI SHIYUNJI</creator><creator>UEHARA KAZUHIDE</creator><scope>EVB</scope></search><sort><creationdate>19850715</creationdate><title>LEADING-IN SYSTEM FOR CIRCUIT TO BE TESTED</title><author>OKAMOTO YASUHIRO ; KISHIKAWA YUUJI ; SUKAI NOBUO ; TAKAHASHI SHIYUNJI ; UEHARA KAZUHIDE</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS60132450A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1985</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>TELEPHONIC COMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>OKAMOTO YASUHIRO</creatorcontrib><creatorcontrib>KISHIKAWA YUUJI</creatorcontrib><creatorcontrib>SUKAI NOBUO</creatorcontrib><creatorcontrib>TAKAHASHI SHIYUNJI</creatorcontrib><creatorcontrib>UEHARA KAZUHIDE</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>OKAMOTO YASUHIRO</au><au>KISHIKAWA YUUJI</au><au>SUKAI NOBUO</au><au>TAKAHASHI SHIYUNJI</au><au>UEHARA KAZUHIDE</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>LEADING-IN SYSTEM FOR CIRCUIT TO BE TESTED</title><date>1985-07-15</date><risdate>1985</risdate><abstract>PURPOSE:To improve the economical properties for leading-in of a circuit to be tested by leading a single circuit into a tester after setting two circuits into a pair to make use of an idle contact and combining the actuation and restoration of a relay. CONSTITUTION:Outside lines LINE A and B are set with LINE C and D into paires respectively, and two pairs of circuits can be connected to a tester TST via a relay contact st. Then LINE A and B or LINE C and D can be selected via a relay contact ch. Therefore in case subscribers SUB A and C are busy and a subscriber SUB B is not busy, both a subscriber SUB D and the LINE D can be connected to the tester TST by actuating relays st and ch.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPS60132450A
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TELEPHONIC COMMUNICATION
title LEADING-IN SYSTEM FOR CIRCUIT TO BE TESTED
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T19%3A03%3A31IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=OKAMOTO%20YASUHIRO&rft.date=1985-07-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS60132450A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true