CLOCK SUPPLY DEVICE

PURPOSE:To decrease the number of terminals of a clock supply device, to increase the number of terminals allotted to other functions of a semiconductor integrated circuit, and to improve performance by using one terminal of an oscillation circuit and the input terminal of an inverter in common. CON...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: KUDOU HIDEKAZU
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PURPOSE:To decrease the number of terminals of a clock supply device, to increase the number of terminals allotted to other functions of a semiconductor integrated circuit, and to improve performance by using one terminal of an oscillation circuit and the input terminal of an inverter in common. CONSTITUTION:The oscillation circuit 20 has two terminals T11 and T12 connected to crystal, etc., while one terminal T11 is connected to the external clock supply device, the inverter 11 is receives an external clock by connecting the terminal T11 to the input terminal, and a selecting circuit 12 selects the output of the oscillation circuit 20 or the output of the inverter according to selection information inputted to a selection terminal T4. Thus, one terminal T11 of the oscillation circuit 20 is used as the input terminal of the inverter 11 to decrease the number of terminals of the clock supply device by one. This terminal is allotted to another function of the semiconductor integrated circuit to improve the performance.