RECEIVING DEVICE
PURPOSE:To prevent a noise from being mixed into an AGC voltage when a PLL circuit is asynchronous, by providing a capacitor for holding the AGC voltage and a switch which opens the AGC circuit of an intermediate frequency amplifier when the PLL circuit is asynchronous. CONSTITUTION:When a phase loc...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | FUKUI KIYOTAKE NINOMIYA SHIYUUICHI |
| description | PURPOSE:To prevent a noise from being mixed into an AGC voltage when a PLL circuit is asynchronous, by providing a capacitor for holding the AGC voltage and a switch which opens the AGC circuit of an intermediate frequency amplifier when the PLL circuit is asynchronous. CONSTITUTION:When a phase locked loop (PLL) circuit is in the asynchronous state, a switch 17 is turned on. The output of a detector 6 has relatively higher frequency components eliminated by a capacitor 18 and is supplied as an AGC voltage or a meter voltage to the AGC terminal of an intermediate frequency amplifier 5 or a signal circuit 10. When the PLL circuit becomes asynchronous state, the switch 17 is turned off, and the noise output from the intermediate frequency amplifier 5 is cut, and simultaneously, the just preceding AGC voltage is held in the capacitor 18. Thus, noise components, which are mixed into the AGC voltage when the PLL circuit is in the asynchronous state, are eliminated completely. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS5895469A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS5895469A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS5895469A3</originalsourceid><addsrcrecordid>eNrjZBAIcnV29Qzz9HNXcHEN83R25WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8V4BwaYWlqYmZpaOxkQoAQDOER11</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>RECEIVING DEVICE</title><source>esp@cenet</source><creator>FUKUI KIYOTAKE ; NINOMIYA SHIYUUICHI</creator><creatorcontrib>FUKUI KIYOTAKE ; NINOMIYA SHIYUUICHI</creatorcontrib><description>PURPOSE:To prevent a noise from being mixed into an AGC voltage when a PLL circuit is asynchronous, by providing a capacitor for holding the AGC voltage and a switch which opens the AGC circuit of an intermediate frequency amplifier when the PLL circuit is asynchronous. CONSTITUTION:When a phase locked loop (PLL) circuit is in the asynchronous state, a switch 17 is turned on. The output of a detector 6 has relatively higher frequency components eliminated by a capacitor 18 and is supplied as an AGC voltage or a meter voltage to the AGC terminal of an intermediate frequency amplifier 5 or a signal circuit 10. When the PLL circuit becomes asynchronous state, the switch 17 is turned off, and the noise output from the intermediate frequency amplifier 5 is cut, and simultaneously, the just preceding AGC voltage is held in the capacitor 18. Thus, noise components, which are mixed into the AGC voltage when the PLL circuit is in the asynchronous state, are eliminated completely.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CONTROL OF AMPLIFICATION ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; PICTORIAL COMMUNICATION, e.g. TELEVISION ; SELECTING RESONANT CIRCUITS ; TRANSMISSION ; TUNING RESONANT CIRCUITS</subject><creationdate>1983</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19830607&DB=EPODOC&CC=JP&NR=S5895469A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19830607&DB=EPODOC&CC=JP&NR=S5895469A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>FUKUI KIYOTAKE</creatorcontrib><creatorcontrib>NINOMIYA SHIYUUICHI</creatorcontrib><title>RECEIVING DEVICE</title><description>PURPOSE:To prevent a noise from being mixed into an AGC voltage when a PLL circuit is asynchronous, by providing a capacitor for holding the AGC voltage and a switch which opens the AGC circuit of an intermediate frequency amplifier when the PLL circuit is asynchronous. CONSTITUTION:When a phase locked loop (PLL) circuit is in the asynchronous state, a switch 17 is turned on. The output of a detector 6 has relatively higher frequency components eliminated by a capacitor 18 and is supplied as an AGC voltage or a meter voltage to the AGC terminal of an intermediate frequency amplifier 5 or a signal circuit 10. When the PLL circuit becomes asynchronous state, the switch 17 is turned off, and the noise output from the intermediate frequency amplifier 5 is cut, and simultaneously, the just preceding AGC voltage is held in the capacitor 18. Thus, noise components, which are mixed into the AGC voltage when the PLL circuit is in the asynchronous state, are eliminated completely.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CONTROL OF AMPLIFICATION</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>PICTORIAL COMMUNICATION, e.g. TELEVISION</subject><subject>SELECTING RESONANT CIRCUITS</subject><subject>TRANSMISSION</subject><subject>TUNING RESONANT CIRCUITS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1983</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBAIcnV29Qzz9HNXcHEN83R25WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8V4BwaYWlqYmZpaOxkQoAQDOER11</recordid><startdate>19830607</startdate><enddate>19830607</enddate><creator>FUKUI KIYOTAKE</creator><creator>NINOMIYA SHIYUUICHI</creator><scope>EVB</scope></search><sort><creationdate>19830607</creationdate><title>RECEIVING DEVICE</title><author>FUKUI KIYOTAKE ; NINOMIYA SHIYUUICHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS5895469A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1983</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CONTROL OF AMPLIFICATION</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>PICTORIAL COMMUNICATION, e.g. TELEVISION</topic><topic>SELECTING RESONANT CIRCUITS</topic><topic>TRANSMISSION</topic><topic>TUNING RESONANT CIRCUITS</topic><toplevel>online_resources</toplevel><creatorcontrib>FUKUI KIYOTAKE</creatorcontrib><creatorcontrib>NINOMIYA SHIYUUICHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>FUKUI KIYOTAKE</au><au>NINOMIYA SHIYUUICHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>RECEIVING DEVICE</title><date>1983-06-07</date><risdate>1983</risdate><abstract>PURPOSE:To prevent a noise from being mixed into an AGC voltage when a PLL circuit is asynchronous, by providing a capacitor for holding the AGC voltage and a switch which opens the AGC circuit of an intermediate frequency amplifier when the PLL circuit is asynchronous. CONSTITUTION:When a phase locked loop (PLL) circuit is in the asynchronous state, a switch 17 is turned on. The output of a detector 6 has relatively higher frequency components eliminated by a capacitor 18 and is supplied as an AGC voltage or a meter voltage to the AGC terminal of an intermediate frequency amplifier 5 or a signal circuit 10. When the PLL circuit becomes asynchronous state, the switch 17 is turned off, and the noise output from the intermediate frequency amplifier 5 is cut, and simultaneously, the just preceding AGC voltage is held in the capacitor 18. Thus, noise components, which are mixed into the AGC voltage when the PLL circuit is in the asynchronous state, are eliminated completely.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_JPS5895469A |
| source | esp@cenet |
| subjects | BASIC ELECTRONIC CIRCUITRY CONTROL OF AMPLIFICATION ELECTRIC COMMUNICATION TECHNIQUE ELECTRICITY PICTORIAL COMMUNICATION, e.g. TELEVISION SELECTING RESONANT CIRCUITS TRANSMISSION TUNING RESONANT CIRCUITS |
| title | RECEIVING DEVICE |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-06T02%3A18%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=FUKUI%20KIYOTAKE&rft.date=1983-06-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS5895469A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |