MICROPROCESSOR

PURPOSE:To decrease the load of an output signal, by setting the same two word instruction for two-words' share to a microinstruction register even for one word instruction, in a microprocessor having instructions constituting two-word. CONSTITUTION:When a microinstruction read out from a stora...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: TAMADA SHINICHI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PURPOSE:To decrease the load of an output signal, by setting the same two word instruction for two-words' share to a microinstruction register even for one word instruction, in a microprocessor having instructions constituting two-word. CONSTITUTION:When a microinstruction read out from a storage device 1 is short and stored in one microinstruction register MIR, even if the instruction is one word instruction, the instruction is set to both the 1st and 2nd MIR 2 and 3 of a microprocessor at the same time, and bit location of processing field 10 for one word instruction and processing fields 11 and 12 for two word instruction is matched beforehand. Thus, the information output of the processing fields set to the 1st MIR 2 drives the 1st processing circuit 7 and the information output of the processing field set to the 2nd MIR drives the 2nd processing circuit 8.