CONNECTION SYSTEM OF MULTIPROCESSOR

CONNECTION SYSTEM OF MULTIPROCESSOR

PURPOSE:To ensure the assured transfer of data and at the same time to reduce the time of process as well as to increase the process capacity, by carring out the transfer of data between a master processor and each subprocessor with the clock signal in good order nad with highefficiency. CONSTITUTIO...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SUZUKI KATSUO, WARABINE KAZUYUKI, KOIKE JIYUNICHI
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SUZUKI KATSUO
WARABINE KAZUYUKI
KOIKE JIYUNICHI
description PURPOSE:To ensure the assured transfer of data and at the same time to reduce the time of process as well as to increase the process capacity, by carring out the transfer of data between a master processor and each subprocessor with the clock signal in good order nad with highefficiency. CONSTITUTION:The clock signal CL which is turned to 1 and 0 in the 1st and 2nd periods respectively is applied to a master processor MPU in the form of an interruption signal IRQ. At the same time, gates MG1 and MG2 are opened. While 1 of the signal CL is inverted by an inverter INV to O. Thus no interruption IRQ is carried out to a subprocessor SPU#O, and tages SG1 and SG2 are closed. And an acceess is inhibited to a radom memory RAM from subprocessors SPUs#O-#n via a sub-bus SB. Then the master processor MPU gives an access to the memory RAM via a main bus MB plus the gates MG1 and MG2. When the signal CL is set at O, the gates MG1 and MG2 are closed with the gates SG1 and SG2 opened. And the processor SPU#O receives an interruption IRQ.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS5775368A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS5775368A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS5775368A3</originalsourceid><addsrcrecordid>eNrjZFB29vfzc3UO8fT3UwiODA5x9VXwd1PwDfUJ8QwI8nd2DQ72D-JhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfFeAcGm5uamxmYWjsZEKAEATGojJw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>CONNECTION SYSTEM OF MULTIPROCESSOR</title><source>esp@cenet</source><creator>SUZUKI KATSUO ; WARABINE KAZUYUKI ; KOIKE JIYUNICHI</creator><creatorcontrib>SUZUKI KATSUO ; WARABINE KAZUYUKI ; KOIKE JIYUNICHI</creatorcontrib><description>PURPOSE:To ensure the assured transfer of data and at the same time to reduce the time of process as well as to increase the process capacity, by carring out the transfer of data between a master processor and each subprocessor with the clock signal in good order nad with highefficiency. CONSTITUTION:The clock signal CL which is turned to 1 and 0 in the 1st and 2nd periods respectively is applied to a master processor MPU in the form of an interruption signal IRQ. At the same time, gates MG1 and MG2 are opened. While 1 of the signal CL is inverted by an inverter INV to O. Thus no interruption IRQ is carried out to a subprocessor SPU#O, and tages SG1 and SG2 are closed. And an acceess is inhibited to a radom memory RAM from subprocessors SPUs#O-#n via a sub-bus SB. Then the master processor MPU gives an access to the memory RAM via a main bus MB plus the gates MG1 and MG2. When the signal CL is set at O, the gates MG1 and MG2 are closed with the gates SG1 and SG2 opened. And the processor SPU#O receives an interruption IRQ.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1982</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19820511&amp;DB=EPODOC&amp;CC=JP&amp;NR=S5775368A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19820511&amp;DB=EPODOC&amp;CC=JP&amp;NR=S5775368A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SUZUKI KATSUO</creatorcontrib><creatorcontrib>WARABINE KAZUYUKI</creatorcontrib><creatorcontrib>KOIKE JIYUNICHI</creatorcontrib><title>CONNECTION SYSTEM OF MULTIPROCESSOR</title><description>PURPOSE:To ensure the assured transfer of data and at the same time to reduce the time of process as well as to increase the process capacity, by carring out the transfer of data between a master processor and each subprocessor with the clock signal in good order nad with highefficiency. CONSTITUTION:The clock signal CL which is turned to 1 and 0 in the 1st and 2nd periods respectively is applied to a master processor MPU in the form of an interruption signal IRQ. At the same time, gates MG1 and MG2 are opened. While 1 of the signal CL is inverted by an inverter INV to O. Thus no interruption IRQ is carried out to a subprocessor SPU#O, and tages SG1 and SG2 are closed. And an acceess is inhibited to a radom memory RAM from subprocessors SPUs#O-#n via a sub-bus SB. Then the master processor MPU gives an access to the memory RAM via a main bus MB plus the gates MG1 and MG2. When the signal CL is set at O, the gates MG1 and MG2 are closed with the gates SG1 and SG2 opened. And the processor SPU#O receives an interruption IRQ.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1982</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFB29vfzc3UO8fT3UwiODA5x9VXwd1PwDfUJ8QwI8nd2DQ72D-JhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfFeAcGm5uamxmYWjsZEKAEATGojJw</recordid><startdate>19820511</startdate><enddate>19820511</enddate><creator>SUZUKI KATSUO</creator><creator>WARABINE KAZUYUKI</creator><creator>KOIKE JIYUNICHI</creator><scope>EVB</scope></search><sort><creationdate>19820511</creationdate><title>CONNECTION SYSTEM OF MULTIPROCESSOR</title><author>SUZUKI KATSUO ; WARABINE KAZUYUKI ; KOIKE JIYUNICHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS5775368A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1982</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>SUZUKI KATSUO</creatorcontrib><creatorcontrib>WARABINE KAZUYUKI</creatorcontrib><creatorcontrib>KOIKE JIYUNICHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SUZUKI KATSUO</au><au>WARABINE KAZUYUKI</au><au>KOIKE JIYUNICHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>CONNECTION SYSTEM OF MULTIPROCESSOR</title><date>1982-05-11</date><risdate>1982</risdate><abstract>PURPOSE:To ensure the assured transfer of data and at the same time to reduce the time of process as well as to increase the process capacity, by carring out the transfer of data between a master processor and each subprocessor with the clock signal in good order nad with highefficiency. CONSTITUTION:The clock signal CL which is turned to 1 and 0 in the 1st and 2nd periods respectively is applied to a master processor MPU in the form of an interruption signal IRQ. At the same time, gates MG1 and MG2 are opened. While 1 of the signal CL is inverted by an inverter INV to O. Thus no interruption IRQ is carried out to a subprocessor SPU#O, and tages SG1 and SG2 are closed. And an acceess is inhibited to a radom memory RAM from subprocessors SPUs#O-#n via a sub-bus SB. Then the master processor MPU gives an access to the memory RAM via a main bus MB plus the gates MG1 and MG2. When the signal CL is set at O, the gates MG1 and MG2 are closed with the gates SG1 and SG2 opened. And the processor SPU#O receives an interruption IRQ.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPS5775368A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title CONNECTION SYSTEM OF MULTIPROCESSOR
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-17T18%3A59%3A51IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SUZUKI%20KATSUO&rft.date=1982-05-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS5775368A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true