RISC TYPE PROCESSOR AND INTERNAL REGISTER CONTROL METHOD FOR RISC TYPE PROCESSOR

PROBLEM TO BE SOLVED: To increase the execution speed of instructions by evading the occurrence of a pipeline stall due to bank switching. SOLUTION: In a system register 50, bank specification information is set which indicates a currently used bank. In an inter-bank data control register 60, transf...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: FUSE YUICHI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To increase the execution speed of instructions by evading the occurrence of a pipeline stall due to bank switching. SOLUTION: In a system register 50, bank specification information is set which indicates a currently used bank. In an inter-bank data control register 60, transfer control information is set which specifies whether or not data stored in respective registers belonging to the currently used bank are transferred to registers belonging to a bank at a switching destination. Then a bank control part 80 performs bank switching control over the bank to be used among plural banks according to the bank specification information inputted from the system register when a bank switching command is received from an instruction decoder 70 and performs transfer control over the register data between banks not through a memory according to the transfer control information.