MANUFACTURE OF GATE ELECTRODE WHICH PREVENTS SPIKING EFFECT OF METAL SILICIDE

PROBLEM TO BE SOLVED: To provide a method for manufacturing a gate electrode which prevents spike phenomenon of metal silicide. SOLUTION: A method for manufacturing a gate electrode which prevents spike phenomenon of metal silicide is provided. The method includes; a step of forming a gate oxide lay...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: RIN SEICHU, GO SHISHO, O SHOYU
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator RIN SEICHU
GO SHISHO
O SHOYU
description PROBLEM TO BE SOLVED: To provide a method for manufacturing a gate electrode which prevents spike phenomenon of metal silicide. SOLUTION: A method for manufacturing a gate electrode which prevents spike phenomenon of metal silicide is provided. The method includes; a step of forming a gate oxide layer 12 on the silicon substrate 11 of an integrated circuit; a step of forming polysilicon 13 on the surface of the gate oxide layer 12; a step of forming amorphous silicon 41 on the surface of the polysilicon 13; a step of forming metal silicide on the surface of the amorphous silicon 41; and a step of defining the position of a gate electrode by etching the metal silicide, amorphous silicon 41, polysilicon 13 of the gate oxide layer 12 by lithography.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH11297988A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH11297988A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH11297988A3</originalsourceid><addsrcrecordid>eNrjZPD1dfQLdXN0DgkNclXwd1NwdwxxVXD1cXUOCfJ3cVUI9_B09lAICHINc_ULCVYIDvD09vRzV3B1cwOqAKn3dQ1x9FEI9vTxdPZ0ceVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAR6GhkaW5pYWFo7GxKgBANbMLlI</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MANUFACTURE OF GATE ELECTRODE WHICH PREVENTS SPIKING EFFECT OF METAL SILICIDE</title><source>esp@cenet</source><creator>RIN SEICHU ; GO SHISHO ; O SHOYU</creator><creatorcontrib>RIN SEICHU ; GO SHISHO ; O SHOYU</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a method for manufacturing a gate electrode which prevents spike phenomenon of metal silicide. SOLUTION: A method for manufacturing a gate electrode which prevents spike phenomenon of metal silicide is provided. The method includes; a step of forming a gate oxide layer 12 on the silicon substrate 11 of an integrated circuit; a step of forming polysilicon 13 on the surface of the gate oxide layer 12; a step of forming amorphous silicon 41 on the surface of the polysilicon 13; a step of forming metal silicide on the surface of the amorphous silicon 41; and a step of defining the position of a gate electrode by etching the metal silicide, amorphous silicon 41, polysilicon 13 of the gate oxide layer 12 by lithography.</description><edition>6</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1999</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19991029&amp;DB=EPODOC&amp;CC=JP&amp;NR=H11297988A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19991029&amp;DB=EPODOC&amp;CC=JP&amp;NR=H11297988A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>RIN SEICHU</creatorcontrib><creatorcontrib>GO SHISHO</creatorcontrib><creatorcontrib>O SHOYU</creatorcontrib><title>MANUFACTURE OF GATE ELECTRODE WHICH PREVENTS SPIKING EFFECT OF METAL SILICIDE</title><description>PROBLEM TO BE SOLVED: To provide a method for manufacturing a gate electrode which prevents spike phenomenon of metal silicide. SOLUTION: A method for manufacturing a gate electrode which prevents spike phenomenon of metal silicide is provided. The method includes; a step of forming a gate oxide layer 12 on the silicon substrate 11 of an integrated circuit; a step of forming polysilicon 13 on the surface of the gate oxide layer 12; a step of forming amorphous silicon 41 on the surface of the polysilicon 13; a step of forming metal silicide on the surface of the amorphous silicon 41; and a step of defining the position of a gate electrode by etching the metal silicide, amorphous silicon 41, polysilicon 13 of the gate oxide layer 12 by lithography.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1999</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPD1dfQLdXN0DgkNclXwd1NwdwxxVXD1cXUOCfJ3cVUI9_B09lAICHINc_ULCVYIDvD09vRzV3B1cwOqAKn3dQ1x9FEI9vTxdPZ0ceVhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAR6GhkaW5pYWFo7GxKgBANbMLlI</recordid><startdate>19991029</startdate><enddate>19991029</enddate><creator>RIN SEICHU</creator><creator>GO SHISHO</creator><creator>O SHOYU</creator><scope>EVB</scope></search><sort><creationdate>19991029</creationdate><title>MANUFACTURE OF GATE ELECTRODE WHICH PREVENTS SPIKING EFFECT OF METAL SILICIDE</title><author>RIN SEICHU ; GO SHISHO ; O SHOYU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH11297988A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1999</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>RIN SEICHU</creatorcontrib><creatorcontrib>GO SHISHO</creatorcontrib><creatorcontrib>O SHOYU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>RIN SEICHU</au><au>GO SHISHO</au><au>O SHOYU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MANUFACTURE OF GATE ELECTRODE WHICH PREVENTS SPIKING EFFECT OF METAL SILICIDE</title><date>1999-10-29</date><risdate>1999</risdate><abstract>PROBLEM TO BE SOLVED: To provide a method for manufacturing a gate electrode which prevents spike phenomenon of metal silicide. SOLUTION: A method for manufacturing a gate electrode which prevents spike phenomenon of metal silicide is provided. The method includes; a step of forming a gate oxide layer 12 on the silicon substrate 11 of an integrated circuit; a step of forming polysilicon 13 on the surface of the gate oxide layer 12; a step of forming amorphous silicon 41 on the surface of the polysilicon 13; a step of forming metal silicide on the surface of the amorphous silicon 41; and a step of defining the position of a gate electrode by etching the metal silicide, amorphous silicon 41, polysilicon 13 of the gate oxide layer 12 by lithography.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH11297988A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title MANUFACTURE OF GATE ELECTRODE WHICH PREVENTS SPIKING EFFECT OF METAL SILICIDE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T12%3A41%3A19IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=RIN%20SEICHU&rft.date=1999-10-29&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH11297988A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true