PHASE DIFFERENCE MONITORING CIRCUIT

PROBLEM TO BE SOLVED: To provide a phase difference monitoring circuit, capable of reducing a circuit scale on condition that the phase difference of a present device frame pulse and a reception frame pulse is not so large. SOLUTION: This phase difference monitoring circuit for receiving a first fra...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KOSHIKAWA JOTARO, ONO YASUHIRO, SUKEGAWA SEI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KOSHIKAWA JOTARO
ONO YASUHIRO
SUKEGAWA SEI
description PROBLEM TO BE SOLVED: To provide a phase difference monitoring circuit, capable of reducing a circuit scale on condition that the phase difference of a present device frame pulse and a reception frame pulse is not so large. SOLUTION: This phase difference monitoring circuit for receiving a first frame pulse and a second frame pulse, counting the phase difference by the number of clocks and outputting it is provided with a phase difference counter 12 for performing counting only for a phase difference monitoring range and a decoder 13 for decoding the output of the phase difference counter 12 and outputting signals regarding polarity. The output of the phase difference counter 12 is outputted as phase difference signals, and the output of the decoder 13 is outputted as polarity signals.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH11266237A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH11266237A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH11266237A3</originalsourceid><addsrcrecordid>eNrjZFAO8HAMdlVw8XRzcw1y9XN2VfD19_MM8Q_y9HNXcPYMcg71DOFhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAR6GhkZmZkbG5o7GxKgBAGIwIvk</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PHASE DIFFERENCE MONITORING CIRCUIT</title><source>esp@cenet</source><creator>KOSHIKAWA JOTARO ; ONO YASUHIRO ; SUKEGAWA SEI</creator><creatorcontrib>KOSHIKAWA JOTARO ; ONO YASUHIRO ; SUKEGAWA SEI</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a phase difference monitoring circuit, capable of reducing a circuit scale on condition that the phase difference of a present device frame pulse and a reception frame pulse is not so large. SOLUTION: This phase difference monitoring circuit for receiving a first frame pulse and a second frame pulse, counting the phase difference by the number of clocks and outputting it is provided with a phase difference counter 12 for performing counting only for a phase difference monitoring range and a decoder 13 for decoding the output of the phase difference counter 12 and outputting signals regarding polarity. The output of the phase difference counter 12 is outputted as phase difference signals, and the output of the decoder 13 is outputted as polarity signals.</description><edition>6</edition><language>eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; TESTING ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>1999</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19990928&amp;DB=EPODOC&amp;CC=JP&amp;NR=H11266237A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19990928&amp;DB=EPODOC&amp;CC=JP&amp;NR=H11266237A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KOSHIKAWA JOTARO</creatorcontrib><creatorcontrib>ONO YASUHIRO</creatorcontrib><creatorcontrib>SUKEGAWA SEI</creatorcontrib><title>PHASE DIFFERENCE MONITORING CIRCUIT</title><description>PROBLEM TO BE SOLVED: To provide a phase difference monitoring circuit, capable of reducing a circuit scale on condition that the phase difference of a present device frame pulse and a reception frame pulse is not so large. SOLUTION: This phase difference monitoring circuit for receiving a first frame pulse and a second frame pulse, counting the phase difference by the number of clocks and outputting it is provided with a phase difference counter 12 for performing counting only for a phase difference monitoring range and a decoder 13 for decoding the output of the phase difference counter 12 and outputting signals regarding polarity. The output of the phase difference counter 12 is outputted as phase difference signals, and the output of the decoder 13 is outputted as polarity signals.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>TESTING</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1999</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFAO8HAMdlVw8XRzcw1y9XN2VfD19_MM8Q_y9HNXcPYMcg71DOFhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAR6GhkZmZkbG5o7GxKgBAGIwIvk</recordid><startdate>19990928</startdate><enddate>19990928</enddate><creator>KOSHIKAWA JOTARO</creator><creator>ONO YASUHIRO</creator><creator>SUKEGAWA SEI</creator><scope>EVB</scope></search><sort><creationdate>19990928</creationdate><title>PHASE DIFFERENCE MONITORING CIRCUIT</title><author>KOSHIKAWA JOTARO ; ONO YASUHIRO ; SUKEGAWA SEI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH11266237A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1999</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>TESTING</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>KOSHIKAWA JOTARO</creatorcontrib><creatorcontrib>ONO YASUHIRO</creatorcontrib><creatorcontrib>SUKEGAWA SEI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KOSHIKAWA JOTARO</au><au>ONO YASUHIRO</au><au>SUKEGAWA SEI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PHASE DIFFERENCE MONITORING CIRCUIT</title><date>1999-09-28</date><risdate>1999</risdate><abstract>PROBLEM TO BE SOLVED: To provide a phase difference monitoring circuit, capable of reducing a circuit scale on condition that the phase difference of a present device frame pulse and a reception frame pulse is not so large. SOLUTION: This phase difference monitoring circuit for receiving a first frame pulse and a second frame pulse, counting the phase difference by the number of clocks and outputting it is provided with a phase difference counter 12 for performing counting only for a phase difference monitoring range and a decoder 13 for decoding the output of the phase difference counter 12 and outputting signals regarding polarity. The output of the phase difference counter 12 is outputted as phase difference signals, and the output of the decoder 13 is outputted as polarity signals.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH11266237A
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
TESTING
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title PHASE DIFFERENCE MONITORING CIRCUIT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-18T15%3A34%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KOSHIKAWA%20JOTARO&rft.date=1999-09-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH11266237A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true