CURRENT OUTPUTTING DEVICE AND CURRENT OUTPUTTING METHOD

PROBLEM TO BE SOLVED: To reduce the power consumption of the bias circuit of a current outputting device. SOLUTION: Currents running through a bias circuit constituted of MOS-FET 1, 4, and 5 are intermitted in a prescribed cycle by the MOS-FET 4. Switches 20 and 21 are turned into a connected state...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: SONEDA MITSUO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To reduce the power consumption of the bias circuit of a current outputting device. SOLUTION: Currents running through a bias circuit constituted of MOS-FET 1, 4, and 5 are intermitted in a prescribed cycle by the MOS-FET 4. Switches 20 and 21 are turned into a connected state when the MOS-FET 4 is turned into a conducted state by a driving signal 2, and as a result, a prescribed charge is charged in an inter-gate and source capacity existing between each gate and source of the MOS-FET 1 and 5. When the charging of the charge is ended, the switches 20 and 21 are turned into an opened state, and the charge charged in the inter-gate and source capacity is held. Then, when the MOS-FET 4 is opened, currents Ix running through the bias circuit are turned into 0, and when the prescribed voltage by the charged charge is held between each gate and source of the MOS-FET 1 and 5, the similar voltage is impressed to the gates and sources of MOS-FET 2, 3, 6, and 7 at an output stage, and prescribed currents are outputted from output terminals 8, 9, 10, and 11.