PARALLEL PROCESSING SYSTEM DEVICE AND DATA CACHING METHOD FOR THE SAME DEVICE

PARALLEL PROCESSING SYSTEM DEVICE AND DATA CACHING METHOD FOR THE SAME DEVICE

PROBLEM TO BE SOLVED: To attain efficient data transfer by reducing overhead due to unnecessary data transfer between memory hierarchies generated when the size of data is larger than the management unit of a memory in a system in which more than two processing units are connected. SOLUTION: A host...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: TANAKA KENICHI, MITSUISHI ATSUSHI, MAKITA JUNKO, TSUBOTA HIRONO
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator TANAKA KENICHI
MITSUISHI ATSUSHI
MAKITA JUNKO
TSUBOTA HIRONO
description PROBLEM TO BE SOLVED: To attain efficient data transfer by reducing overhead due to unnecessary data transfer between memory hierarchies generated when the size of data is larger than the management unit of a memory in a system in which more than two processing units are connected. SOLUTION: A host computer 1 is connected through a bus 3 with a processor board 2, and provided with a memory 4 having a cache table 6 for managing data transfer to a processor board 2 and a data transfer processing part 5 for transferring data. The processor board 2 is provided with a memory 7 and plural processors 8, and a program is executed while necessary data are transferred with the host computer 1.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH10320364A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH10320364A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH10320364A3</originalsourceid><addsrcrecordid>eNrjZPANcAxy9PFx9VEICPJ3dg0O9vRzVwiODA5x9VVwcQ3zdHZVcPRzUXBxDHFUcHZ09gBJ-7qGePi7KLj5BymEeLgqBDv6ukLV8jCwpiXmFKfyQmluBkU31xBnD93Ugvz41OKCxOTUvNSSeK8AD0MDYyMDYzMTR2Ni1AAAtoAt1A</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PARALLEL PROCESSING SYSTEM DEVICE AND DATA CACHING METHOD FOR THE SAME DEVICE</title><source>esp@cenet</source><creator>TANAKA KENICHI ; MITSUISHI ATSUSHI ; MAKITA JUNKO ; TSUBOTA HIRONO</creator><creatorcontrib>TANAKA KENICHI ; MITSUISHI ATSUSHI ; MAKITA JUNKO ; TSUBOTA HIRONO</creatorcontrib><description>PROBLEM TO BE SOLVED: To attain efficient data transfer by reducing overhead due to unnecessary data transfer between memory hierarchies generated when the size of data is larger than the management unit of a memory in a system in which more than two processing units are connected. SOLUTION: A host computer 1 is connected through a bus 3 with a processor board 2, and provided with a memory 4 having a cache table 6 for managing data transfer to a processor board 2 and a data transfer processing part 5 for transferring data. The processor board 2 is provided with a memory 7 and plural processors 8, and a program is executed while necessary data are transferred with the host computer 1.</description><edition>6</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1998</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19981204&amp;DB=EPODOC&amp;CC=JP&amp;NR=H10320364A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19981204&amp;DB=EPODOC&amp;CC=JP&amp;NR=H10320364A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TANAKA KENICHI</creatorcontrib><creatorcontrib>MITSUISHI ATSUSHI</creatorcontrib><creatorcontrib>MAKITA JUNKO</creatorcontrib><creatorcontrib>TSUBOTA HIRONO</creatorcontrib><title>PARALLEL PROCESSING SYSTEM DEVICE AND DATA CACHING METHOD FOR THE SAME DEVICE</title><description>PROBLEM TO BE SOLVED: To attain efficient data transfer by reducing overhead due to unnecessary data transfer between memory hierarchies generated when the size of data is larger than the management unit of a memory in a system in which more than two processing units are connected. SOLUTION: A host computer 1 is connected through a bus 3 with a processor board 2, and provided with a memory 4 having a cache table 6 for managing data transfer to a processor board 2 and a data transfer processing part 5 for transferring data. The processor board 2 is provided with a memory 7 and plural processors 8, and a program is executed while necessary data are transferred with the host computer 1.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1998</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPANcAxy9PFx9VEICPJ3dg0O9vRzVwiODA5x9VVwcQ3zdHZVcPRzUXBxDHFUcHZ09gBJ-7qGePi7KLj5BymEeLgqBDv6ukLV8jCwpiXmFKfyQmluBkU31xBnD93Ugvz41OKCxOTUvNSSeK8AD0MDYyMDYzMTR2Ni1AAAtoAt1A</recordid><startdate>19981204</startdate><enddate>19981204</enddate><creator>TANAKA KENICHI</creator><creator>MITSUISHI ATSUSHI</creator><creator>MAKITA JUNKO</creator><creator>TSUBOTA HIRONO</creator><scope>EVB</scope></search><sort><creationdate>19981204</creationdate><title>PARALLEL PROCESSING SYSTEM DEVICE AND DATA CACHING METHOD FOR THE SAME DEVICE</title><author>TANAKA KENICHI ; MITSUISHI ATSUSHI ; MAKITA JUNKO ; TSUBOTA HIRONO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH10320364A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1998</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>TANAKA KENICHI</creatorcontrib><creatorcontrib>MITSUISHI ATSUSHI</creatorcontrib><creatorcontrib>MAKITA JUNKO</creatorcontrib><creatorcontrib>TSUBOTA HIRONO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TANAKA KENICHI</au><au>MITSUISHI ATSUSHI</au><au>MAKITA JUNKO</au><au>TSUBOTA HIRONO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PARALLEL PROCESSING SYSTEM DEVICE AND DATA CACHING METHOD FOR THE SAME DEVICE</title><date>1998-12-04</date><risdate>1998</risdate><abstract>PROBLEM TO BE SOLVED: To attain efficient data transfer by reducing overhead due to unnecessary data transfer between memory hierarchies generated when the size of data is larger than the management unit of a memory in a system in which more than two processing units are connected. SOLUTION: A host computer 1 is connected through a bus 3 with a processor board 2, and provided with a memory 4 having a cache table 6 for managing data transfer to a processor board 2 and a data transfer processing part 5 for transferring data. The processor board 2 is provided with a memory 7 and plural processors 8, and a program is executed while necessary data are transferred with the host computer 1.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH10320364A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title PARALLEL PROCESSING SYSTEM DEVICE AND DATA CACHING METHOD FOR THE SAME DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-15T08%3A57%3A51IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TANAKA%20KENICHI&rft.date=1998-12-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH10320364A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true