SOLID-STATE IMAGE PICKUP DEVICE

PROBLEM TO BE SOLVED: To make an image memory small in the capacity and to increase the image processing speed by reading a signal selectively depending on an application. SOLUTION: A vertical parallel arithmetic logic unit 120 and a horizontal parallel arithmetic logic unit 130 are provided to a 2-...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: TAKANO MASASHI, HATATE YOSHIO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To make an image memory small in the capacity and to increase the image processing speed by reading a signal selectively depending on an application. SOLUTION: A vertical parallel arithmetic logic unit 120 and a horizontal parallel arithmetic logic unit 130 are provided to a 2-dimension image pickup area 110 and coded selection control signals VCS, HCS are respectively fed from a control circuit 140 to the parallel arithmetic logic units 120, 130. The parallel arithmetic logic units 120, 130 generate a vertical selection pulse, a reset selection pulse and a horizontal selection pulse based on the coded selection control signals VCS, HCS to provide them to a 2-dimension image pickup area 110.