SEMICONDUCTOR INTEGRATED CIRCUIT
PROBLEM TO BE SOLVED: To provide a field programmable gate array FPGA in which one defective variable logic block is relieved by one standby variable logic block. SOLUTION: The integrated circuit is provided with a standby variable logic block 18 which substitutes a variable logic block 27 whose log...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | PROBLEM TO BE SOLVED: To provide a field programmable gate array FPGA in which one defective variable logic block is relieved by one standby variable logic block. SOLUTION: The integrated circuit is provided with a standby variable logic block 18 which substitutes a variable logic block 27 whose logic function is variably set. A connection relation between the variable logic block and a regular signal wiring 23 is set variably to variable connection sections 20, 21 provided to the variable logic block 27 and the connection between the regular signal wiring and the variable logic block is replaced with the connection between the regular signal wiring and the standby variable logic block. Thus, one defective variable logic block is replaced with the one standby variable logic block. |
---|