LOGIC CIRCUIT
PROBLEM TO BE SOLVED: To provide the logic circuit with low power consumption without causing the circuit scale larger. SOLUTION: A load element is configured with a PMOS transistor(TR) P11 in place of a resistive element and the PMOS TR P11 acts like the resistive element by giving a bias to its ga...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | PROBLEM TO BE SOLVED: To provide the logic circuit with low power consumption without causing the circuit scale larger. SOLUTION: A load element is configured with a PMOS transistor(TR) P11 in place of a resistive element and the PMOS TR P11 acts like the resistive element by giving a bias to its gate by a circuit 11 using a charge pump. Thus, low power consumption is attained without causing the circuit scale larger, and then the high speed logic circuit and the low power consumption low speed logic circuit are realized, which are operated at a low voltage power supply (one battery). |
---|