TIMING VERIFICATION METHOD AND DEVICE THEREFOR
PROBLEM TO BE SOLVED: To verify the timing of both synchronous and asynchronous circuit parts through a static timing verification by verifying whether acquired delay information satisfies the delay relation designated between paths. SOLUTION: The designation of a path to be measured and the delay o...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | PROBLEM TO BE SOLVED: To verify the timing of both synchronous and asynchronous circuit parts through a static timing verification by verifying whether acquired delay information satisfies the delay relation designated between paths. SOLUTION: The designation of a path to be measured and the delay of a path designated by the path relation information 7 are extracted at an asynchronous circuit part in a verification phase 9 of the asynchronous circuit part of the timing verification device 3. When the above delay is extracted, the delay data on the path that is already extracted in a static timing verification phase 8 of a synchronous circuit part is desirably used. Then, it's verified whether the designation of the path to be measured at the asynchronous circuit part and the path relation information designated by the information 7 are satisfied or not, based on the extracted value (delay value of designated path). Thus, the timing verification is performed for the asynchronous circuit part. |
---|