THREE PHASE CLOCK PULSE GENERATING CIRCUIT
PROBLEM TO BE SOLVED: To provide a three phase clock pulse generating circuit which performs a side panel display on 16:9 wide display element with a simplified peripheral circuit structure. SOLUTION: The output of 1/2 frequency dividing circuit 53 of source oscillation is provided with delay circui...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!