METHOD AND DEVICE FOR EXECUTING INSTRUCTION SEQUENCE

PROBLEM TO BE SOLVED: To attain efficient parallel execution by asynchronously executing substitutive encoding by plural execution devices in parallel and interfacing plural devices through a common register file. SOLUTION: Each processing element 100 can decode an instruction by the use of an instr...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KATATSUMURI EKANAHAMU, RECHTSCHAFFEN RUDOLPH NATHAN
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To attain efficient parallel execution by asynchronously executing substitutive encoding by plural execution devices in parallel and interfacing plural devices through a common register file. SOLUTION: Each processing element 100 can decode an instruction by the use of an instruction decoder/schedular 500, access the common register file 160 through a bus 110, generate an address for a storage operand, and access a register operand. The operand accessed by the instruction is sent to an execution device 130 in the processing element, which executes operation specified by the instruction and stores its execution result in a renamed register. Respective processing elements 100 are connected to storage hierarchy 140 through a bus 135 and the hierarchy 140 supplies a data operand in fetching operation and receives a storing operand in storing operation.