ERROR COUNTING CIRCUIT
PROBLEM TO BE SOLVED: To count the number of errors at speed similar to that of input data even if the number of the errors becomes large by adding the number of error data becoming parallel to a prescribed value in an addition part and executing addition on a number larger than the prescribed numbe...
Gespeichert in:
| Hauptverfasser: | , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | WATANABE TOMOHARU OBA TAKAHIRO KOZUKI TOSHIAKI SASAKI YOSHIHITO HIGUCHI HIROKI HORI MASATO SHIROSHITA ERIKO |
| description | PROBLEM TO BE SOLVED: To count the number of errors at speed similar to that of input data even if the number of the errors becomes large by adding the number of error data becoming parallel to a prescribed value in an addition part and executing addition on a number larger than the prescribed number in a counting part. SOLUTION: In the addition part 1, adder outputs transmitted from an adder 11 inputting binarized and n-parallel error data and the Sn terminal-Sn terminal of the adder are set to be the inputs of the flip flop(FF) 12 of n-bits, are set to be the inputs of the Q terminal of FF 12 and the output of the Q terminal of FF 12 is fed back to the Ao terminal of the adder 11. Thus, addition to 2 is executed. The counting part 2 sets a carry output signal outputted when addition exceeds 2 , namely, the output of a CO terminal to be the input of a 2 counter 21 and counting from the (n+1)-th power of 2 to m-th power of 2 is executed. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH09258994A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH09258994A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH09258994A3</originalsourceid><addsrcrecordid>eNrjZBBzDQryD1Jw9g_1C_H0c1dw9gxyDvUM4WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8V4BHgaWRqYWlpYmjsbEqAEAyoofnw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>ERROR COUNTING CIRCUIT</title><source>esp@cenet</source><creator>WATANABE TOMOHARU ; OBA TAKAHIRO ; KOZUKI TOSHIAKI ; SASAKI YOSHIHITO ; HIGUCHI HIROKI ; HORI MASATO ; SHIROSHITA ERIKO</creator><creatorcontrib>WATANABE TOMOHARU ; OBA TAKAHIRO ; KOZUKI TOSHIAKI ; SASAKI YOSHIHITO ; HIGUCHI HIROKI ; HORI MASATO ; SHIROSHITA ERIKO</creatorcontrib><description>PROBLEM TO BE SOLVED: To count the number of errors at speed similar to that of input data even if the number of the errors becomes large by adding the number of error data becoming parallel to a prescribed value in an addition part and executing addition on a number larger than the prescribed number in a counting part. SOLUTION: In the addition part 1, adder outputs transmitted from an adder 11 inputting binarized and n-parallel error data and the Sn terminal-Sn terminal of the adder are set to be the inputs of the flip flop(FF) 12 of n-bits, are set to be the inputs of the Q terminal of FF 12 and the output of the Q terminal of FF 12 is fed back to the Ao terminal of the adder 11. Thus, addition to 2 is executed. The counting part 2 sets a carry output signal outputted when addition exceeds 2 , namely, the output of a CO terminal to be the input of a 2 counter 21 and counting from the (n+1)-th power of 2 to m-th power of 2 is executed.</description><edition>6</edition><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; PULSE TECHNIQUE ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>1997</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19971003&DB=EPODOC&CC=JP&NR=H09258994A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19971003&DB=EPODOC&CC=JP&NR=H09258994A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WATANABE TOMOHARU</creatorcontrib><creatorcontrib>OBA TAKAHIRO</creatorcontrib><creatorcontrib>KOZUKI TOSHIAKI</creatorcontrib><creatorcontrib>SASAKI YOSHIHITO</creatorcontrib><creatorcontrib>HIGUCHI HIROKI</creatorcontrib><creatorcontrib>HORI MASATO</creatorcontrib><creatorcontrib>SHIROSHITA ERIKO</creatorcontrib><title>ERROR COUNTING CIRCUIT</title><description>PROBLEM TO BE SOLVED: To count the number of errors at speed similar to that of input data even if the number of the errors becomes large by adding the number of error data becoming parallel to a prescribed value in an addition part and executing addition on a number larger than the prescribed number in a counting part. SOLUTION: In the addition part 1, adder outputs transmitted from an adder 11 inputting binarized and n-parallel error data and the Sn terminal-Sn terminal of the adder are set to be the inputs of the flip flop(FF) 12 of n-bits, are set to be the inputs of the Q terminal of FF 12 and the output of the Q terminal of FF 12 is fed back to the Ao terminal of the adder 11. Thus, addition to 2 is executed. The counting part 2 sets a carry output signal outputted when addition exceeds 2 , namely, the output of a CO terminal to be the input of a 2 counter 21 and counting from the (n+1)-th power of 2 to m-th power of 2 is executed.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>PULSE TECHNIQUE</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1997</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBBzDQryD1Jw9g_1C_H0c1dw9gxyDvUM4WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8V4BHgaWRqYWlpYmjsbEqAEAyoofnw</recordid><startdate>19971003</startdate><enddate>19971003</enddate><creator>WATANABE TOMOHARU</creator><creator>OBA TAKAHIRO</creator><creator>KOZUKI TOSHIAKI</creator><creator>SASAKI YOSHIHITO</creator><creator>HIGUCHI HIROKI</creator><creator>HORI MASATO</creator><creator>SHIROSHITA ERIKO</creator><scope>EVB</scope></search><sort><creationdate>19971003</creationdate><title>ERROR COUNTING CIRCUIT</title><author>WATANABE TOMOHARU ; OBA TAKAHIRO ; KOZUKI TOSHIAKI ; SASAKI YOSHIHITO ; HIGUCHI HIROKI ; HORI MASATO ; SHIROSHITA ERIKO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH09258994A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1997</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>PULSE TECHNIQUE</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>WATANABE TOMOHARU</creatorcontrib><creatorcontrib>OBA TAKAHIRO</creatorcontrib><creatorcontrib>KOZUKI TOSHIAKI</creatorcontrib><creatorcontrib>SASAKI YOSHIHITO</creatorcontrib><creatorcontrib>HIGUCHI HIROKI</creatorcontrib><creatorcontrib>HORI MASATO</creatorcontrib><creatorcontrib>SHIROSHITA ERIKO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WATANABE TOMOHARU</au><au>OBA TAKAHIRO</au><au>KOZUKI TOSHIAKI</au><au>SASAKI YOSHIHITO</au><au>HIGUCHI HIROKI</au><au>HORI MASATO</au><au>SHIROSHITA ERIKO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>ERROR COUNTING CIRCUIT</title><date>1997-10-03</date><risdate>1997</risdate><abstract>PROBLEM TO BE SOLVED: To count the number of errors at speed similar to that of input data even if the number of the errors becomes large by adding the number of error data becoming parallel to a prescribed value in an addition part and executing addition on a number larger than the prescribed number in a counting part. SOLUTION: In the addition part 1, adder outputs transmitted from an adder 11 inputting binarized and n-parallel error data and the Sn terminal-Sn terminal of the adder are set to be the inputs of the flip flop(FF) 12 of n-bits, are set to be the inputs of the Q terminal of FF 12 and the output of the Q terminal of FF 12 is fed back to the Ao terminal of the adder 11. Thus, addition to 2 is executed. The counting part 2 sets a carry output signal outputted when addition exceeds 2 , namely, the output of a CO terminal to be the input of a 2 counter 21 and counting from the (n+1)-th power of 2 to m-th power of 2 is executed.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_JPH09258994A |
| source | esp@cenet |
| subjects | BASIC ELECTRONIC CIRCUITRY CALCULATING COMPUTING COUNTING ELECTRIC COMMUNICATION TECHNIQUE ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY PHYSICS PULSE TECHNIQUE TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION |
| title | ERROR COUNTING CIRCUIT |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-29T08%3A12%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WATANABE%20TOMOHARU&rft.date=1997-10-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH09258994A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |