DETECTOR USING SHIFT REGISTER AND DFT TO DETECT SYNCHRONIZATION SEQUENCE SET HAVING EXCELLENT CORRELATION CHARACTERISTIC

PROBLEM TO BE SOLVED: To make synchronization by configuring the detector with a shift register shifting an input signal of a prescribed pseudo period sequence, an N-point DFT hardware providing an orthogonal sequence with a prescribed period from the signal, an inverter and a complex adder so as to...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: NAITO TOSHIKATSU, SUEHIRO NAOKI, TORII HIDEYUKI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To make synchronization by configuring the detector with a shift register shifting an input signal of a prescribed pseudo period sequence, an N-point DFT hardware providing an orthogonal sequence with a prescribed period from the signal, an inverter and a complex adder so as to detect the sequence. SOLUTION: The filter has a shift register 1, a DFT hardware 2, some inverters 3 and complex adder 4. Then the signal adopts a pseudo period sequence whose length is N+2L and whose pseudo period is N and the filter employs a definite length sequence with respect to the definite length sequence with a length N. Then each of N output terminals of the shift register 1 connects to one input terminal of the N-point DFT hardware 2. Furthermore, the some inverters 3 are connected to output terminals of the DFT hardware 2 so that the output of the inverters 3 is a binary spectrum of a matched signal. Then all outputs are collected by the complex adder 4.