PREFETCH-TYPE COLUMN DECODER AND SEMICONDUCTOR MEMORY DEVICEWITH IT

PROBLEM TO BE SOLVED: To attain a more stable design margin in a chip by controlling a column select gate on a corresponding column select line on a prefetch system memory cell thereby making a semiconductor memory operable at a frequency lower than an external operation frequency. SOLUTION: Memory...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: BOKU TETSUYUU
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!