FAULT PROCESSING METHOD IN MEMORY ACCESS

PURPOSE:To prevent a system from going down due to a fault occurring in memory access by informing a processor making access memory of the occurrence of the fault and an address where the fault occurs when a write address error is detected and advancing processing to the next one after completing th...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: IMASHIRO HIDEKI, KIRYU YOSHIO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator IMASHIRO HIDEKI
KIRYU YOSHIO
description PURPOSE:To prevent a system from going down due to a fault occurring in memory access by informing a processor making access memory of the occurrence of the fault and an address where the fault occurs when a write address error is detected and advancing processing to the next one after completing the processing including the present memory access. CONSTITUTION:A computer system is constituted of an instruction processor 1, a memory device 2, and a fault processor 3. For example, when an error occurs in an inputted write address, it is detected by a parity check(PC) circuit 24, and a write operation is suppressed by stopping the operation of a memory control circuit 23 by an error signal 240, and a fault processing request is issued to the fault processor 3. The fault processor 3, after recording the address where the fault occurs. issues a write fault report to the instruction processor 1 via the memory device 2. The intruction processor 1 receiving the fault report completes the processing in which the fault occurs, and advances the processing to the next one, and prohibits the use of the address where the fault occurs in the following processing.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH0793171A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH0793171A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH0793171A3</originalsourceid><addsrcrecordid>eNrjZNBwcwz1CVEICPJ3dg0O9vRzV_B1DfHwd1Hw9AOyfP2DIhUcnUFSPAysaYk5xam8UJqbQcHNNcTZQze1ID8-tbggMTk1L7Uk3ivAw8Dc0tjQ3NDRmAglAMf4I-M</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>FAULT PROCESSING METHOD IN MEMORY ACCESS</title><source>esp@cenet</source><creator>IMASHIRO HIDEKI ; KIRYU YOSHIO</creator><creatorcontrib>IMASHIRO HIDEKI ; KIRYU YOSHIO</creatorcontrib><description>PURPOSE:To prevent a system from going down due to a fault occurring in memory access by informing a processor making access memory of the occurrence of the fault and an address where the fault occurs when a write address error is detected and advancing processing to the next one after completing the processing including the present memory access. CONSTITUTION:A computer system is constituted of an instruction processor 1, a memory device 2, and a fault processor 3. For example, when an error occurs in an inputted write address, it is detected by a parity check(PC) circuit 24, and a write operation is suppressed by stopping the operation of a memory control circuit 23 by an error signal 240, and a fault processing request is issued to the fault processor 3. The fault processor 3, after recording the address where the fault occurs. issues a write fault report to the instruction processor 1 via the memory device 2. The intruction processor 1 receiving the fault report completes the processing in which the fault occurs, and advances the processing to the next one, and prohibits the use of the address where the fault occurs in the following processing.</description><edition>6</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1995</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19950407&amp;DB=EPODOC&amp;CC=JP&amp;NR=H0793171A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19950407&amp;DB=EPODOC&amp;CC=JP&amp;NR=H0793171A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>IMASHIRO HIDEKI</creatorcontrib><creatorcontrib>KIRYU YOSHIO</creatorcontrib><title>FAULT PROCESSING METHOD IN MEMORY ACCESS</title><description>PURPOSE:To prevent a system from going down due to a fault occurring in memory access by informing a processor making access memory of the occurrence of the fault and an address where the fault occurs when a write address error is detected and advancing processing to the next one after completing the processing including the present memory access. CONSTITUTION:A computer system is constituted of an instruction processor 1, a memory device 2, and a fault processor 3. For example, when an error occurs in an inputted write address, it is detected by a parity check(PC) circuit 24, and a write operation is suppressed by stopping the operation of a memory control circuit 23 by an error signal 240, and a fault processing request is issued to the fault processor 3. The fault processor 3, after recording the address where the fault occurs. issues a write fault report to the instruction processor 1 via the memory device 2. The intruction processor 1 receiving the fault report completes the processing in which the fault occurs, and advances the processing to the next one, and prohibits the use of the address where the fault occurs in the following processing.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1995</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNBwcwz1CVEICPJ3dg0O9vRzV_B1DfHwd1Hw9AOyfP2DIhUcnUFSPAysaYk5xam8UJqbQcHNNcTZQze1ID8-tbggMTk1L7Uk3ivAw8Dc0tjQ3NDRmAglAMf4I-M</recordid><startdate>19950407</startdate><enddate>19950407</enddate><creator>IMASHIRO HIDEKI</creator><creator>KIRYU YOSHIO</creator><scope>EVB</scope></search><sort><creationdate>19950407</creationdate><title>FAULT PROCESSING METHOD IN MEMORY ACCESS</title><author>IMASHIRO HIDEKI ; KIRYU YOSHIO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH0793171A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1995</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>IMASHIRO HIDEKI</creatorcontrib><creatorcontrib>KIRYU YOSHIO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>IMASHIRO HIDEKI</au><au>KIRYU YOSHIO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>FAULT PROCESSING METHOD IN MEMORY ACCESS</title><date>1995-04-07</date><risdate>1995</risdate><abstract>PURPOSE:To prevent a system from going down due to a fault occurring in memory access by informing a processor making access memory of the occurrence of the fault and an address where the fault occurs when a write address error is detected and advancing processing to the next one after completing the processing including the present memory access. CONSTITUTION:A computer system is constituted of an instruction processor 1, a memory device 2, and a fault processor 3. For example, when an error occurs in an inputted write address, it is detected by a parity check(PC) circuit 24, and a write operation is suppressed by stopping the operation of a memory control circuit 23 by an error signal 240, and a fault processing request is issued to the fault processor 3. The fault processor 3, after recording the address where the fault occurs. issues a write fault report to the instruction processor 1 via the memory device 2. The intruction processor 1 receiving the fault report completes the processing in which the fault occurs, and advances the processing to the next one, and prohibits the use of the address where the fault occurs in the following processing.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH0793171A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title FAULT PROCESSING METHOD IN MEMORY ACCESS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T21%3A01%3A36IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=IMASHIRO%20HIDEKI&rft.date=1995-04-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH0793171A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true