MISMATCHED TRANSPOSITION SUPPRESSION METHOD FOR SILICON WAFER AND SILICON WAFER STRUCTURE
PURPOSE: To improve electrical characteristics of a silicon wafer by avoiding mismatched dislocation, which is inevitably caused by implantation of a high concentration of impurities in the silicon wafer and to improve mechanical characteristics by reducing its surface roughness. CONSTITUTION: An an...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | PURPOSE: To improve electrical characteristics of a silicon wafer by avoiding mismatched dislocation, which is inevitably caused by implantation of a high concentration of impurities in the silicon wafer and to improve mechanical characteristics by reducing its surface roughness. CONSTITUTION: An annular impurity implantation interrupting region 15 is formed on a silicon wafer 11 for interrupting mismatched dislocation which propagates through the silicon wafer 11. An inner radius impurity implantation region 17 is encircled by the area 15 and the propagation of dislocation to this region is prevented. In this way, a layer in which a high concentration of impurities without dislocation is implanted is formed. |
---|