SEMICONDUCTOR INPUT CIRCUIT

PURPOSE:To provide a semiconductor input circuit which supplies appropriate threshold potential to an input signal of TTL level and with short delay time of an output signal. CONSTITUTION:When the input signal is set in an 'H' level that is the TTL level, both a PMOS 11 and a NMOS 12 are s...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: SHIDEI TSUNAAKI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PURPOSE:To provide a semiconductor input circuit which supplies appropriate threshold potential to an input signal of TTL level and with short delay time of an output signal. CONSTITUTION:When the input signal is set in an 'H' level that is the TTL level, both a PMOS 11 and a NMOS 12 are set in an energized state. In such an energized state, the level of an output signal is decided by a resistance ratio when the PMOS 11 and NMOS 12 are energized, and the threshold potential of the input circuit is also decided by the resistance ratio when the PMOS 11 and NMOS 12 are energizeed. When the input signal changes from 'H' to 'L', PMOSs 21, 22 are set in the energized state until the potential of an output terminal Out2 exceeds the threshold potential of an inverter 23, and a resistance value between power supply potential Vd and the output terminal Out2 is decreased. Therefore, the rise delay time of the output signal can be shortened.