JPH0634520B

PURPOSE:To represent the gradation of a still picture with a simple constitution by superimposing a clock pulse on a video signal to form a superimposed video signal and binarizing it. CONSTITUTION:The first clock pulse from a frequency dividing circuit 3 is applied to the emitter of the transistor...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: ABUMI TAKAO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator ABUMI TAKAO
description PURPOSE:To represent the gradation of a still picture with a simple constitution by superimposing a clock pulse on a video signal to form a superimposed video signal and binarizing it. CONSTITUTION:The first clock pulse from a frequency dividing circuit 3 is applied to the emitter of the transistor TR2 of a clock pulse superimposing circuit 5, a luminance signal Y is inputted to the base of the TR2 and a superimposed luminance signal (d) is outputted. In the TR1a of a matrix circuit 6a, a color difference signal B-Y from a decoder 10 and the superimposed luminance signal (d) are added to output a blue color signal B on which the clock pulse is superimposed and binarized in an A/D converting circuit 7a. Memories 8a-8c store the outputs from the respective A/D converting circuits 7a-7c by making the second clock pulse from a control part 2 a sampling clock pulse and respective chrominance signals are projected on a television monitor through D/A converting circuits 9a-9c.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPH0634520BB2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPH0634520BB2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPH0634520BB23</originalsourceid><addsrcrecordid>eNrjZOD2CvAwMDM2MTUycOJhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFIOpyMjIlSBAB35hww</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>JPH0634520B</title><source>esp@cenet</source><creator>ABUMI TAKAO</creator><creatorcontrib>ABUMI TAKAO</creatorcontrib><description>PURPOSE:To represent the gradation of a still picture with a simple constitution by superimposing a clock pulse on a video signal to form a superimposed video signal and binarizing it. CONSTITUTION:The first clock pulse from a frequency dividing circuit 3 is applied to the emitter of the transistor TR2 of a clock pulse superimposing circuit 5, a luminance signal Y is inputted to the base of the TR2 and a superimposed luminance signal (d) is outputted. In the TR1a of a matrix circuit 6a, a color difference signal B-Y from a decoder 10 and the superimposed luminance signal (d) are added to output a blue color signal B on which the clock pulse is superimposed and binarized in an A/D converting circuit 7a. Memories 8a-8c store the outputs from the respective A/D converting circuits 7a-7c by making the second clock pulse from a control part 2 a sampling clock pulse and respective chrominance signals are projected on a television monitor through D/A converting circuits 9a-9c.</description><edition>5</edition><language>eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; PICTORIAL COMMUNICATION, e.g. TELEVISION</subject><creationdate>1994</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19940502&amp;DB=EPODOC&amp;CC=JP&amp;NR=H0634520B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19940502&amp;DB=EPODOC&amp;CC=JP&amp;NR=H0634520B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ABUMI TAKAO</creatorcontrib><title>JPH0634520B</title><description>PURPOSE:To represent the gradation of a still picture with a simple constitution by superimposing a clock pulse on a video signal to form a superimposed video signal and binarizing it. CONSTITUTION:The first clock pulse from a frequency dividing circuit 3 is applied to the emitter of the transistor TR2 of a clock pulse superimposing circuit 5, a luminance signal Y is inputted to the base of the TR2 and a superimposed luminance signal (d) is outputted. In the TR1a of a matrix circuit 6a, a color difference signal B-Y from a decoder 10 and the superimposed luminance signal (d) are added to output a blue color signal B on which the clock pulse is superimposed and binarized in an A/D converting circuit 7a. Memories 8a-8c store the outputs from the respective A/D converting circuits 7a-7c by making the second clock pulse from a control part 2 a sampling clock pulse and respective chrominance signals are projected on a television monitor through D/A converting circuits 9a-9c.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>PICTORIAL COMMUNICATION, e.g. TELEVISION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1994</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZOD2CvAwMDM2MTUycOJhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFIOpyMjIlSBAB35hww</recordid><startdate>19940502</startdate><enddate>19940502</enddate><creator>ABUMI TAKAO</creator><scope>EVB</scope></search><sort><creationdate>19940502</creationdate><title>JPH0634520B</title><author>ABUMI TAKAO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPH0634520BB23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1994</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>PICTORIAL COMMUNICATION, e.g. TELEVISION</topic><toplevel>online_resources</toplevel><creatorcontrib>ABUMI TAKAO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ABUMI TAKAO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>JPH0634520B</title><date>1994-05-02</date><risdate>1994</risdate><abstract>PURPOSE:To represent the gradation of a still picture with a simple constitution by superimposing a clock pulse on a video signal to form a superimposed video signal and binarizing it. CONSTITUTION:The first clock pulse from a frequency dividing circuit 3 is applied to the emitter of the transistor TR2 of a clock pulse superimposing circuit 5, a luminance signal Y is inputted to the base of the TR2 and a superimposed luminance signal (d) is outputted. In the TR1a of a matrix circuit 6a, a color difference signal B-Y from a decoder 10 and the superimposed luminance signal (d) are added to output a blue color signal B on which the clock pulse is superimposed and binarized in an A/D converting circuit 7a. Memories 8a-8c store the outputs from the respective A/D converting circuits 7a-7c by making the second clock pulse from a control part 2 a sampling clock pulse and respective chrominance signals are projected on a television monitor through D/A converting circuits 9a-9c.</abstract><edition>5</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPH0634520BB2
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
PICTORIAL COMMUNICATION, e.g. TELEVISION
title JPH0634520B
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-04T05%3A41%3A28IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ABUMI%20TAKAO&rft.date=1994-05-02&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPH0634520BB2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true