PULSE PHASE DIFFERENCE ENCODING CIRCUIT

PURPOSE:To provide a pulse phase difference encoding circuit which can reduce counters to one. CONSTITUTION:This circuit is provided with only one counter 2 which counts pulses making a round in a ring delay pulse generating circuit 1 so as to encode (digitize) the phase difference (time difference)...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: YAMAUCHI SHIGENORI, WATANABE TAKAMOTO, KONDOU MITSUAKI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PURPOSE:To provide a pulse phase difference encoding circuit which can reduce counters to one. CONSTITUTION:This circuit is provided with only one counter 2 which counts pulses making a round in a ring delay pulse generating circuit 1 so as to encode (digitize) the phase difference (time difference) between two pulses PA and PB1 and its output is connected to two data latch circuits 3 and 4 provided in parallel behind the counter 2; and a delay circuit 5 for making the data latch circuits different in latch timing and an invariably stable output is obtained by a selecting method for the outputs of the data latch circuits 3 and 4 by a multiplexer.