HIGH ELECTRON NOBILITY TRANSISTOR AND MANUFACTURE THEREOF

PURPOSE:To decrease both the stray capacitance between a gate electrode and a source and drain electrode and the parasitic resistance between the source and drain and a channel part. CONSTITUTION:At least a channel layer 4, an electron feeding layer 5, source and drain electrodes 6s and 6d, and a ga...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: KAMATA MIKIO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PURPOSE:To decrease both the stray capacitance between a gate electrode and a source and drain electrode and the parasitic resistance between the source and drain and a channel part. CONSTITUTION:At least a channel layer 4, an electron feeding layer 5, source and drain electrodes 6s and 6d, and a gate electrode 7 are provided on a semiconductor substrate 3, the source and drain electrodes 6s and 6d are brought into contact with the side face of the channel layer 4, and the upper surfaces 6ss and 6ds of the source and the drain electrodes 6s and 6d are positioned almost on the same place surface of the bottom face 7b of the gate electrode 7 or lower than that.